CY29351 Cypress Semiconductor Corporation., CY29351 Datasheet
![no-image](/images/manufacturer_photos/0/1/180/cypress_semiconductor_corporation__sml.jpg)
CY29351
Available stocks
Related parts for CY29351
CY29351 Summary of contents
Page 1
... Cypress Semiconductor Corporation Document Number: 38-07475 Rev. *B PRELIMINARY Functional Description The CY29351 is a low voltage high performance 200 MHz PLL-based zero delay buffer designed for high speed clock distri- bution applications. The CY29351 features LVPECL and LVCMOS reference clock inputs and provides 9 outputs partitioned in four banks of one, one, two, and five outputs ...
Page 2
... VDD 2.5V or 3.3V power supply for PLL VDD 2.5V or 3.3V power supply for core, inputs, and bank A output clock Ground Analog ground Ground Common ground . Alternatively, each output drives up to two 50 Ω series terminated transmission TT CY29351 Description [2,3] [2,3] [2,3] [5,6] [2,3] range and the input swing CMR Page ...
Page 3
... D) Condition Functional Relative Relative Functional Ripple frequency < 100 kHz Non Functional Functional Functional Functional Functional Manufacturing test CY29351 Input Frequency Range (AVDD = 2.5V) 100 MHz to 190 MHz 50 MHz to 95 MHz 25 MHz to 47.5 MHz 1 Min Max Unit –0.3 5.5 V 2.375 3.465 V – ...
Page 4
... LVPECL LVPECL – AVDD only All VDD pins except AVDD Outputs loaded at 100 MHz Outputs loaded at 200 MHz CY29351 Min Typ. Max Unit – – 0.7 V 1.7 – 250 – 1000 mV 1.0 – V – 0.6 ...
Page 5
... Same frequency Multiple frequencies Same frequency Multiple frequencies . Parameters are guaranteed by characterization and are not 100% tested impacts static phase offset t(φ). PP CY29351 Min Typ. Max Unit 200 – 380 MHz 100 – 190 ...
Page 6
... TCLK to FB_IN, same VDD PCLK to FB_IN, same VDD Banks at same voltage Banks at different voltages ÷2 feedback ÷4 feedback ÷8 feedback Same frequency Multiple frequencies Same frequency Multiple frequencies IO same V DD CY29351 Min Typ. Max Unit 200 – 500 MHz 100 – 200 MHz 50 – ...
Page 7
... t(φ) FB_IN t(φ) CY29351 = 3. 3. ...
Page 8
... Figure 6. Output Duty Cycle (DC) VDD VDD GND 100% Figure 7. Output-to-Output Skew, t sk(O) t SK(O) Package Type CY29351 VDD VDD/2 GND VDD VDD/2 GND Product Flow Industrial, –40°C to 85°C Industrial, –40°C to 85°C Page [+] Feedback [+] Feedback ...
Page 9
... Package Drawing and Dimension Figure 8. 32-Pin Thin Plastic Quad Flatpack 1.0 mm Document Number: 38-07475 Rev. *B PRELIMINARY CY29351 51-85063-*B Page [+] Feedback [+] Feedback ...
Page 10
... Document History Page Document Title: CY29351 2.5V or 3.3V, 200 MHz, 9-Output Zero Delay Buffer Document Number: 38-0747 REV. ECN No. Issue Date Orig. of Change ** 128152 07/07/03 *A 245448 See ECN *B 2001108 See ECN PYG/KVM/AESA © Cypress Semiconductor Corporation, 2003-2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product ...