CY23S08 Cypress Semiconductor Corporation., CY23S08 Datasheet

no-image

CY23S08

Manufacturer Part Number
CY23S08
Description
3.3v Zero Delay Buffer
Manufacturer
Cypress Semiconductor Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY23S08SC
Manufacturer:
CY
Quantity:
2 952
Part Number:
CY23S08SC-1
Manufacturer:
CY
Quantity:
4 846
Part Number:
CY23S08SC-2
Manufacturer:
CY
Quantity:
223
Part Number:
CY23S08SC-3
Manufacturer:
CY
Quantity:
56
Part Number:
CY23S08SC-4
Manufacturer:
CY
Quantity:
115
Company:
Part Number:
CY23S08SXI-1HT
Quantity:
534
Features
Functional Description
The CY23S08 is a 3.3V zero delay buffer designed to distribute
high speed clocks in PC, workstation, datacom, telecom, and
other high performance applications.
The part has an on-chip PLL which locks to an input clock
presented on the REF pin. The PLL feedback must be driven into
the FBK pin, and can be obtained from one of the outputs. The
input-to-output propagation delay is guaranteed to be less than
350 ps, and output-to-output skew is guaranteed to be less than
250 ps.
Cypress Semiconductor Corporation
Document #: 38-07265 Rev. *G
Logic Block Diagram
Zero input-output propagation delay, adjustable by capacitive
load on FBK input
Multiple configurations, see Table 3 on page 3
Multiple low-skew outputs
10 MHz to 133 MHz operating range
65 ps typical cycle-cycle jitter (–1, –1H)
Advanced 0.65μ CMOS technology
Space saving 16-pin 150-mil SOIC/TSSOP packages
3.3V operation
Spread Aware™
45 ps typical output-output skew(–1)
Two banks of four outputs, three-stateable by two select in-
puts
REF
S2
S1
Extra Divider (–3, –4)
/2
Extra Divider (–2, –2H, –3)
Select Input
Decoding
198 Champion Court
PLL
MUX
The CY23S08 has two banks of four outputs each, which can be
controlled by the Select inputs as shown in Table 2 on page 3. If
all output clocks are not required, Bank B can be three-stated.
The select inputs also allow the input clock to be directly applied
to the output for chip and system testing purposes.
The CY23S08 PLL enters a power down state when there are no
rising edges on the REF input. In this mode, all outputs are
three-stated and the PLL is turned off, resulting in less than
50 μA of current draw. The PLL shuts down in two additional
cases as shown in Table 2 on page 3.
Multiple CY23S08 devices can accept the same input clock and
distribute it in a system. In this case, the skew between the
outputs of two devices is guaranteed to be less than 700 ps.
The CY23S08 is available in five different configurations, as
shown in Table 3 on page 3. The CY23S08–1 is the base part,
where the output frequencies equal the reference if there is no
counter in the feedback path. The CY23S08–1H is the high-drive
version of the –1, and rise and fall times on this device are much
faster.
The CY23S08–2 enables the user to obtain 2X and 1X
frequencies on each output bank. The exact configuration and
output frequencies depends on which output drives the feedback
pin. The CY23S08–2H is the high-drive version of the –2, and
rise and fall times on this device are much faster.
The CY23S08–3 enables the user to obtain 4X and 2X
frequencies on the outputs.
The CY23S08–4 enables the user to obtain 2X clocks on all
outputs. Thus, the part is extremely versatile, and can be used
in a variety of applications.
/2
San Jose
3.3V Zero Delay Buffer
,
CA 95134-1709
FBK
CLKA1
CLKA2
CLKA3
CLKA4
CLKB1
CLKB2
CLKB3
CLKB4
Revised September 05, 2007
CY23S08
408-943-2600
[+] Feedback
[+] Feedback

Related parts for CY23S08

CY23S08 Summary of contents

Page 1

... The CY23S08 is available in five different configurations, as shown in Table 3 on page 3. The CY23S08–1 is the base part, where the output frequencies equal the reference if there is no counter in the feedback path. The CY23S08–1H is the high-drive version of the – ...

Page 2

... CLKA4 16 FBK Notes 1. Output phase is indeterminant (0° or 180° from input clock). If phase integrity is required, use the CY23S08–2. 2. Weak pull down. 3. Weak pull down on all outputs. 4. Weak pull ups on these inputs. Document #: 38-07265 Rev. *G Figure 1. Pin Diagram - 16 Pin SOIC Package ...

Page 3

... S2 S1 CLOCK A1– Three-State 0 1 Driven 1 0 Driven 1 1 Driven Table 3. Available CY23S08 Configurations Device Feedback From CY23S08–1 Bank A or Bank B CY23S08–1H Bank A or Bank B CY23S08–2 Bank A CY23S08–2H Bank A CY23S08–2 Bank B CY23S08–2H Bank B CY23S08–3 Bank A CY23S08– ...

Page 4

... IH [7] V Output LOW Voltage OL [7] V Output HIGH Voltage OH I (PD mode) Power down Supply Current REF = 0 MHz DD I Supply Current DD Switching Characteristics for CY23S08SC-XX Commercial Temperature Devices [8] Parameter Name t1 Output Frequency t1 Output Frequency t1 Output Frequency t1 Output Frequency t1 Output Frequency [7] ÷ t Duty Cycle ...

Page 5

... Switching Characteristics for CY23S08SC-XX Commercial Temperature Devices [8] Parameter Name [7] t3 Rise Time (–1, –2, –3, –4) Measured between 0.8V and 2.0V, 30-pF [7] t3 Rise Time (–1, –2, –3, –4) Measured between 0.8V and 2.0V, 15-pF [7] t3 Rise Time (–1H, -2H) [7] t Fall Time (–1, –2, –3, –4) Measured between 0.8V and 2.0V, 30-pF ...

Page 6

... FBK, Device 2 Document #: 38-07265 Rev. *G Figure 2. Duty Cycle Timing 1.4V 1.4V 1.4V Figure 3. All Outputs Rise/Fall Time 2.0V 2.0V 0.8V 0. Figure 4. Output-Output Skew 1.4V 1. Figure 5. Input-Output Propagation Delay Figure 6. Device-Device Skew CY23S08 3.3V 0V Page [+] Feedback [+] Feedback ...

Page 7

... GND GND Test Circuit for all parameters except t Figure 8. Test Circuit #2 Test Circuit # KΩ OUTPUTS 1 KΩ GND GND Test Circuit for t , Output slew rate on –1H device 8 CY23S08 CLK OUT C LOAD 8 CLK out 10 pF Page [+] Feedback [+] Feedback ...

Page 8

... Pb-free CY23S08SXC–1 16-pin 150-mil SOIC CY23S08SXC–1T 16-pin 150-mil SOIC–Tape and Reel CY23S08SXI–1H 16-pin 150-mil SOIC CY23S08SXI–1HT 16-pin 150-mil SOIC–Tape and Reel CY23S08ZXC-1H 16-pin 150-mil TSSOP CY23S08SXC–2 16-pin 150-mil SOIC CY23S08SXC–2T 16-pin 150-mil SOIC–Tape and Reel CY23S08SXC– ...

Page 9

... PIN 1 ID 6.25[0.246] 6.50[0.256] 0.25[0.010] 1.10[0.043] MAX. BSC GAUGE 0°-8° PLANE 0.076[0.003] SEATING PLANE CY23S08 MAX. PART # S16.15 STANDARD PKG. SZ16.15 LEAD FREE PKG. 0.010[0.254] X 45° 0.016[0.406] 0.0075[0.190] 0.016[0.406] 0.0098[0.249] 0.035[0.889] 51-85068-*B ...

Page 10

... Document History Page Document Title: CY23S08 3.3V Zero Delay Buffer Document Number: 38-07265 Orig. of REV. ECN NO. Issue Date Change ** 110530 12/02/01 *A 122863 12/20/02 *B 130951 11/26/03 *C 204201 See ECN *D 231100 See ECN *E 378878 See ECN *F 391564 See ECN *G 1442823 See ECN WWZ/AESA Updated ordering info with status update. Added new Pb-free part numbers. ...

Related keywords