T81L0006B TM Technology Inc., T81L0006B Datasheet
T81L0006B
Related parts for T81L0006B
T81L0006B Summary of contents
Page 1
... Two External Interrupt Input (Only One Input for 20-pin Package) ! Two Channel PWM (Only One Channel PWM for 20-pin Package) Driving Capability Embedded 1k bits EEPROM (for T81L0006B only) ! Programmable Serial UART Interface ! Low Power Idle & Power-down Modes ! Watch-dog Timer ! On-chip Crystal & ...
Page 2
... Register ACC B Register W DT Interrupt, Serial port, and Timer Block RST Timing & Instruction Control Register OSC XTAL1 XTAL2 TM Technology Inc. reserves the right to change products or specifications without notice. OTP RAM ROM Stack Pointer TMP2 TMP1 ALU PSW Port 3 Port ...
Page 3
... RST/VPP GND 6 19 VCC P2 P2 (VREF) P3 (PWM2) P2 (PWM1) P3 (INT0) P3 (ADI7) P1.7 DIP-24/SOP-24 For Crystal Oscillator T81L0006A-BK/ T81L0006A-BD T81L0006B-BK/ T81L0006B- (T1) P3 (T0) P3 XIN 4 17 XOUT GND 5 16 RST/VPP 6 15 VCC 7 (VR EF) P3 (INT0) P3 ...
Page 4
... P3.5/(T1) 8. Temperature Limit Ratings Parameter Operating temperature Range Storage Temperature Range TM Technology Inc. reserves the right to change products or specifications without notice. Type I/O General-purpose I/O pin (Default) or Serial input port. I/O General-purpose I/O pin (Default) or Serial output port. General-purpose I/O pin (Default) or ADC input channel 0. I/O General-purpose I/O pin (Default) or ADC input channel 1. ...
Page 5
... Address to Valid data in AVDV t ALE Low Low LLWL t Address Low AVWL High to ALE High WHLH TM Technology Inc. reserves the right to change products or specifications without notice. Conditions 25°C No load, ADC disable Vcc=3.3V No load, Vcc=3.3V No load V >=V out VOH(MIN.) V < ...
Page 6
... P13 P20 10 15 P14 P36 11 14 P15 P32 12 13 P16 P17 T81L0006A/B-A RC Oscillator TM Technology Inc. reserves the right to change products or specifications without notice. For Power on Reset and External Reset 1 2 51K Crystal Oscillator P. 6 T81L0006A/B ...
Page 7
... NOTE: The contents of (RS1, RS0) enable the working register banks as follows: (0,0)— Bank 0 (00H–07H) (0,1)— Bank 1 (08H–0fH) (1,0)— Bank 2 (10H–17H) (1,1)— Bank 3 (18H–17H) TM Technology Inc. reserves the right to change products or specifications without notice. TL2 TH2 TL0 TL1 ...
Page 8
... Mode 3 is variable. In all four modes, transmission is initiated by any instruction that uses SBUF as a destination register. Reception is initiated in Mode 0 by the condition RI = ‘0’ and REN = ‘1’. Reception is initiated in the other modes by the incoming start bit if REN = ‘1’. TM Technology Inc. reserves the right to change products or specifications without notice Publication Date: JAN ...
Page 9
... EXEN2=1. when timer2 interrupt is enabled, EXF2=1 will cause the CPU to vector to the timer2 interrupt routine. EXF2 must be cleared by software. T2CON.5: RCLK Receive clock flag. When set, cause the serial port to use timer2 overflow pulses for its receive clock in TM Technology Inc. reserves the right to change products or specifications without notice. REN ...
Page 10
... S1.........S6 S1.........S6 S1.........S6 ALE Write to SBUF Send Shift RXD D0 TXD Write to SCON, Clear RI RI Receive Shift D0 RXD TXD TM Technology Inc. reserves the right to change products or specifications without notice. S1.........S6 S1.........S6 S1......... Serial Port Mode T81L0006A/B S1.........S6 S1.........S6 S1.........S6 S1 ...
Page 11
... Start Bit Shift RI TX clock Write to SBUF Send Data Shift TXD Start Bit TI RX clock RXD Start Bit Shift RI TM Technology Inc. reserves the right to change products or specifications without notice Serial Port M ode ...
Page 12
... IE.2 Enable or disable External Interrupt 1. (See NOTE) ET0 IE.1 Enable or disable the Timer 0 overflow interrupt. EX0 IE.0 Enable or disable External Interrupt 0. NOTE: if A/D converter interrupts enabled, EX1 interrupt function will be replaced. TM Technology Inc. reserves the right to change products or specifications without notice ...
Page 13
... The procedure is as “Start procedure” before. TM Technology Inc. reserves the right to change products or specifications without notice. ...
Page 14
... Seven bit reload value for the high-byte of the watchdog timer. This value is wdtrel.6 t0 loaded to the wdt when a refresh is triggered by a consecutive setting of bits 6-0 wdtrel.0 wdt and swdt The wdtrel register can be loaded and read any time TM Technology Inc. reserves the right to change products or specifications without notice. es0 et1 ps pt1 5 ...
Page 15
... Reset time=(7FFCh-wdth.wdtl)*presc*48/ClockFrequency while presc=16 if wdtrel.7=1, presc=1 if wdtrel.7=0. For example if you use frequency clock=12MHz, wdtrel=10111111b which means wdtrel.7=1 and wdth=3Fh Then reset time= (7FFCh-3F00h)*48/12M=66544 us TM Technology Inc. reserves the right to change products or specifications without notice. 7FFBH 7FFCH Figure Watchdog reset timing P ...
Page 16
... EEPROM opcode (for T81L0006B only) DATAW_H EEPROM write high byte (for T81L0006B only) DATAW_L EEPROM write low byte (for T81L0006B only) DATAR_H EEPROM read high byte (for T81L0006B only) DATAR_L EEPROM read low byte (for T81L0006B only) Port3 HDS Port3 I/O high driving set** Port2 HDS ...
Page 17
... A/D Status bit: 0- Busy, 1-End of converting and clear ADS bit CHS2: CHS0 --- Channel select ADPS2: ADPS0 ---A/D clock divider, Input frequency = F ADPS2:1:0 ADB7 ~ADB0--- 8-bit ADC converting data ENCH7 ~ENCH0 --- ADC individual input channel enable bit: 0-Disable, 1-Enable TM Technology Inc. reserves the right to change products or specifications without notice. R R/W - EOC ADI ...
Page 18
... ADS CHS[2:0] AN[7:0] EOC PCHA 5 ADCLK D[7:0] TM Technology Inc. reserves the right to change products or specifications without notice. EOC signal from high go low. (ADC operating) Microcontroller detect EOC signal. rising edge. (ADC conversion complete) Microcontroller read ADC conversion data from D[7:0] (EOC register) bit turn ‘1’. ...
Page 19
... Set PWM1’s duty cycle. --- Duty1= PWM1/256 or 16-bit PWM duty cycle value low byte. PWM2 register: Set PWM2’s duty cycle. --- Duty2= PWM2/256 or 16-bit PWM duty cycle value high byte. Set 16-bit PWM duty cycle. --- Duty= (PWM2, PWM1)/65536 TM Technology Inc. reserves the right to change products or specifications without notice. B6: R/W B5: R/W ...
Page 20
... TE CH 10.7 EEPROM Interface The EEPROM interface timing is fully compatible with 93C46. To access or send data from/to T81L0006B , 6 registers are going to be controlled. EEPROM Register Control Default -- SPICON 00H -- OPCODE 00H DATAW_H 00H DATAW_L DATAR_H 00H DATAW_L SPICON: MSB Bit 7 Bit 6 Bit5 Epst: start EEPROM timing. “1” to start and will be auto cleared after timing finish. ...
Page 21
... P3.2 INT0 (external interrupt 0) P3.3 INT1 (external interrupt 1) P3.4 T0 (timer 0 external input) P3.5 T1 (timer 1 external input) P3.6 PWM1 (PWM 1 signal output) P3.7 VREF (external reference voltage input for ADC) TM Technology Inc. reserves the right to change products or specifications without notice Publication Date: JAN. 2006 T81L0006A/B Revsion : C ...
Page 22
... SOP 20-LEAD SYMBOLS MIN. A 0.093 A1 0.004 D 0.496 E 0.291 H 0.394 L 0.016 X 0 UNIT: INCH TM Technology Inc. reserves the right to change products or specifications without notice SYMBOLS MAX. A 0.104 A1 0.012 D 0.508 E 0.229 H 0.419 L 0.050 ...
Page 23
... E 0.290 0.300 E1 0.245 0.250 e1 0.090 0.100 L 0.120 0.130 eA 0.335 0.355 UNIT: INCH TM Technology Inc. reserves the right to change products or specifications without notice MAX. 0.175 - 0.135 0.020 0.064 0.011 1.040 0.310 0.225 0.110 0.140 0.375 0.075 P. 23 T81L0006A/B ...