ADN2525 Analog Devices, Inc., ADN2525 Datasheet

no-image

ADN2525

Manufacturer Part Number
ADN2525
Description
10.7 Gbps Active Back-termination, Differential Laser Diode Driver
Manufacturer
Analog Devices, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADN2525ACPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADN2525ACPZ-REEL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
FEATURES
Up to 10.7 Gbps operation
Very low power: 670 mW (IBIAS = 40 mA, IMOD = 40 mA)
Typical 24 ps rise/fall times
Full back-termination of output transmission lines
Compatible with XMD-MSA TOSA
Drives TOSAs with resistances ranging from 5 Ω to 50 Ω
PECL-/CML-compatible data inputs
Bias current range: 10 mA to 100 mA
Differential modulation current range: 10 mA to 80 mA
Automatic laser shutdown (ALS)
3.3 V operation
Compact 3 mm × 3 mm LFCSP
Voltage input control for bias and modulation currents
XFP-compliant bias current monitor
Optical evaluation board available
APPLICATIONS
SONET OC-192 optical transceivers
SDH STM-64 optical transceivers
10 Gb Ethernet optical transceivers
XFP/X2/XENPAK/XPAK/MSA 300 optical modules
SR and VSR optical links
Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
DATAP
DATAN
MSET
50Ω
800Ω
FUNCTIONAL BLOCK DIAGRAM
50Ω
200Ω
GND
VCC
VCC
GND
10.7 Gbps Active Back-Termination,
VCC
Figure 1.
BSET
800Ω
Differential Laser Diode Driver
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
GENERAL DESCRIPTION
The ADN2525 laser diode driver is designed for direct modula-
tion of packaged laser diodes having a differential resistance
ranging from 5 Ω to 50 Ω. The active back-termination technique
provides excellent matching with the output transmission lines
while reducing the power dissipation in the output stage. The
back-termination in the ADN2525 absorbs signal reflections
from the TOSA end of the output transmission lines, enabling
excellent optical eye quality to be achieved even when the
TOSA end of the output transmission lines is significantly
misterminated. The small package provides the optimum
solution for compact modules where laser diodes are packaged
in low pin-count optical subassemblies.
The modulation and bias currents are programmable via the
MSET and BSET control pins. By driving these pins with
control voltages, the user has the flexibility to implement
various average power and extinction ratio control schemes,
including closed-loop control and look-up tables. The automatic
laser shutdown (ALS) feature allows the user to turn on/off the
bias and modulation currents by driving the ALS pin with the
proper logic levels.
The product is available in a space-saving 3 mm × 3 mm LFCSP
specified from −40°C to +85°C.
200Ω
50Ω
ALS
ADN2525
IMOD
200Ω
VCC
2Ω
©2006 Analog Devices, Inc. All rights reserved.
IMODP
IMODN
IBMON
IBIAS
ADN2525
www.analog.com

Related parts for ADN2525

ADN2525 Summary of contents

Page 1

... Gbps Active Back-Termination, Differential Laser Diode Driver GENERAL DESCRIPTION The ADN2525 laser diode driver is designed for direct modula- tion of packaged laser diodes having a differential resistance ranging from 5 Ω Ω. The active back-termination technique provides excellent matching with the output transmission lines while reducing the power dissipation in the output stage ...

Page 2

... ADN2525 TABLE OF CONTENTS Features .............................................................................................. 1 Applications....................................................................................... 1 General Description ......................................................................... 1 Functional Block Diagram .............................................................. 1 Revision History ............................................................................... 2 Specifications..................................................................................... 3 Thermal Specifications ................................................................ 4 Absolute Maximum Ratings............................................................ 5 ESD Caution.................................................................................. 5 Pin Configuration and Function Descriptions............................. 6 Typical Performance Characteristics ............................................. 7 Theory of Operation ........................................................................ 9 Input Stage..................................................................................... 9 REVISION HISTORY 8/06—Rev Rev. A Changes to Format .............................................................Universal Changes to Features and Figure 1................................................... 1 Changes to Table 1 ...

Page 3

... 157 176 mA Rev Page ADN2525 Test Conditions/Comments ALS = high IBIAS = 100 mA IBIAS = Ω Ω differential LOAD ALS = high Includes pulse-width distortion PWD = ABS(T − T )/2 HIGH LOW 5 GHz < f < 10 GHz Ω differential 0 f < ...

Page 4

... The pattern used is K28.5 (00111110101100000101 10.7 Gbps rate. 5 Only includes current in the ADN2525 VCC pins. 6 Includes current in ADN2525 VCC pins and dc current in IMODP and IMODN pull-up inductors. See the Power Consumption section for total supply current calculation. THERMAL SPECIFICATIONS Table 2. Parameter Min θ ...

Page 5

... VCC − 0.4 V other conditions above those indicated in the operational VCC + 0.3 V section of this specification is not implied. Exposure to absolute 150 °C maximum rating conditions for extended periods may affect +150 °C device reliability. 300 °C Rev Page ADN2525 ...

Page 6

... VCC 14 DATAP 15 DATAN 16 VCC Exposed Pad Pad MSET BSET 12 1 PIN 1 INDICATOR NC IBMON 2 11 ADN2525 ALS IBIAS 3 10 TOP VIEW GND GND 4 9 (Not to Scale CONNECT Figure 4. Pin Configuration I/O Description Input Modulation Current Control Input N/A No Connect—Leave Floating Input Automatic Laser Shutdown ...

Page 7

... Rev Page ADN2525 DIFFERENTIAL MODULATION CURRENT (mA) Figure 8. Deterministic Jitter vs. IMOD IBIAS = 100mA IBIAS = 50mA IBIAS = 10mA DIFFERENTIAL MODULATION CURRENT (mA) Figure 9. Total Supply Current vs. IMOD 1 ...

Page 8

... ADN2525 0 –5 –10 –15 –20 –25 –30 –35 – FREQUENCY (GHz) Figure 11. Differential |S22 RISE TIME (ps) Figure 12. Worst-Case Rise Time Distribution (VCC = 3.07 V, IBIAS = 100 mA, IMOD = 80 mA ...

Page 9

... THEORY OF OPERATION As shown in Figure 1, the ADN2525 consists of an input stage and two voltage-controlled current sources for bias and modulation. The bias current is available at the IBIAS pin controlled by the voltage at the BSET pin and can be monitored at the IBMON pin. The differential modulation current is available at the IMODP and IMODN pins ...

Page 10

... Rev Page IBIAS and IMOD Disabled Enabled Enabled VCC VCC 100Ω ALS 50kΩ 2kΩ Figure 24. Equivalent Circuit of the ALS Pin VCC 50Ω FROM INPUT STAGE 800Ω 200Ω ADN2525 GND Figure 25. Generation of Modulation Current on the ADN2525 IMODP IMOD IMODN ...

Page 11

... MSET pin able to drive 80 mA modulation currents through the differential load, the output stage of the ADN2525 (the IMODP and IMODN pins) must be ac-coupled to the load. The voltages at these pins have a dc component equal to VCC and an ac component with single-ended, peak-to-peak amplitude of IMOD × ...

Page 12

... In practice, many TOSAs have differential resistance less than 50 Ω. In this case, with 50 Ω differential transmission lines connecting the ADN2525 to the load, the load end of the transmission lines are misterminated. This mistermination leads to signal reflections back to the driver. The excellent back-termination in the ADN2525 absorbs these reflections, preventing their reflection back to the load ...

Page 13

... The data signal source must be connected to the DATAP and DATAN pins of the ADN2525 using 50 Ω transmission lines. The modulation current outputs, IMODP and IMODN, must be connected to the load (TOSA) using 50 Ω ...

Page 14

... To calculate the headroom at the modulation current pins (IMODP and IMODN), the voltage has a dc component equal to VCC due to the ac-coupled configuration and a swing equal to IMOD × 25 Ω. For proper operation of the ADN2525, the voltage at each modulation output pin should be within the normal operation region shown in Figure 30. ...

Page 15

... Body, Very Thin Quad (CP-16-3) Dimensions shown in millimeters Package Description 16-Lead LFCSP_VQ, 50-Piece Waffle Pack 16-Lead LFCSP_VQ, 250-Piece Reel 16-Lead LFCSP_VQ, 7” 1,500-Piece Reel Rev Page 0.50 0.40 0. 1.50 SQ 1.35 EXPOSED PAD 4 5 0.25 MIN Package Option CP-16-3 CP-16-3 CP-16-3 ADN2525 Branding F06 F06 F06 ...

Page 16

... ADN2525 NOTES ©2006 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05077-0-8/06(A) T Rev Page ...

Related keywords