CY7B992 Cypress Semiconductor Corporation., CY7B992 Datasheet - Page 15

• Manufacturer Part Number: CY7B992
• Description: Programmable Skew Clock Buffer
• Manufacturer: Cypress Semiconductor Corporation.

Figure 8
of the downstream clock buffers are programmed to compensate for the wire length (that is, select negative skew equal to the wire
delay) necessary to connect them to the master clock source, approximating a zero delay clock tree. Cascaded clock buffers accumu-
lates low frequency jitter because of the non-ideal filtering characteristics of the PLL filter. Do not connect more than two clock buffers
in series.
Document Number: 38-07138 Rev. *B
SYSTEM
CLOCK
shows the CY7B991 and 992 connected in series to construct a zero skew clock distribution tree between boards. Delays
FB
REF
FS
4F0
4F1
3F0
3F1
2F0
2F1
1F0
1F1
TEST
Figure 8. Board-to-Board Clock Distribution
4Q0
4Q1
3Q0
3Q1
2Q0
2Q1
1Q0
1Q1
REF
L4
L1
L2
L3
Z
0
FB
REF
FS
4F0
4F1
3F0
3F1
2F0
2F1
1F0
1F1
TEST
Z
Z
Z
0
0
0
4Q0
4Q1
3Q0
3Q1
2Q0
2Q1
1Q0
1Q1
LOAD
LOAD
LOAD
CY7B991
CY7B992
LOAD
Page 15 of 19
LOAD
[+] Feedback