MB1507 Fujitsu Microelectronics, Inc., MB1507 Datasheet - Page 3

no-image

MB1507

Manufacturer Part Number
MB1507
Description
Serial Input PLL Frequency Synthesizer
Manufacturer
Fujitsu Microelectronics, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MB1507
Manufacturer:
USI
Quantity:
137
Part Number:
MB1507FP
Manufacturer:
FUJITSU/富士通
Quantity:
20 000
Part Number:
MB1507PF
Manufacturer:
FUJI
Quantity:
6 500
Part Number:
MB1507PF
Quantity:
10
Part Number:
MB1507PF
Manufacturer:
FUJITSU/富士通
Quantity:
20 000
Part Number:
MB1507PF-G-B
Quantity:
400
Part Number:
MB1507PF-G-B
Manufacturer:
FUJI
Quantity:
1 000
Part Number:
MB1507PF-G-B
Manufacturer:
FUJI/富士电机
Quantity:
20 000
Part Number:
MB1507PF-G-BND
Manufacturer:
FUJITSU/富士通
Quantity:
20 000
Part Number:
MB1507PF-G-BND-ER
Manufacturer:
FUJITSU/富士通
Quantity:
20 000
Part Number:
MB1507PF-G-BND-JNE1
Manufacturer:
TI
Quantity:
3 861
PIN DESCRIPTION
Pin No.
10
11
12
13
14
15
16
1
2
3
4
5
6
7
8
9
Pin Name
OSC
OSC
Clock
BISW
GND
Data
f
V
V
D
OUT
ØP
ØR
LE
FC
LD
f
IN
P
CC
O
IN
OUT
I/O
O
O
O
O
O
O
O
I
I
I
I
I
I
Oscillator input.
Oscillator output.
A crystal is placed between OSC
Power supply input for charge pump and analog switch.
Power supply voltage input.
Charge pump output.
The characteristics of charge pump is reversed depending upon FC input.
Ground.
Phase comparator output.
Normally the output level is high level. While the phase difference of f
comes low level.
Prescaler input.
The connection with VCO should be AC connection.
Clock input for 20-bit shift register and 16-bit shift register.
On rising edge of the clock shifts one bit of data into the shift registers.
Binary serial data input.
The last bit of the data is a control bit which specified destination of shift registers. When this bit is
high level and LE is high level, the data stored in shift register is transferred to 15-bit latch. When
this bit is low level and LE is high level, the data is transferred to 19-bit latch.
Load enable input (with pull up resistor).
When LE is high or open, the data stored in shift register is transferred into latch depending upon the
control bit. At the time, internal charge pump output to be connected to BISW pin because internal
analog switch becomes ON state.
Phase select input of phase comparator (with pull up resistor).
When FC is low level, the characteristics of charge pump, phase comparator is reversed.
FC pin input signal controls f
Analog switch output.
Usually BISW pin is set high-impedance state. When internal analog switch is ON (LE pin is high
level), this pin outputs internal charge pump output.
Monitor pin of phase comparator input.
f
pending upon FC pin input level.
FC=H: It is the same as f
FC=L: It is the same as f
Outputs for external charge pump.
The characteristics are reversed according to FC input.
out
P pin is N-channel open drain output.
pin outputs programmable reference divider output (f
p
r
output level.
output level.
out
pin (test pin) output level, f
IN
and OSC
Description
OUT
.
r
) or programmable divider output (f
r
or f
p
.
r
and f
p
exists, the output be-
MB1507
p
) de-
3

Related parts for MB1507