CMX631AD5 CML Microcircuits, CMX631AD5 Datasheet - Page 4

• Manufacturer Part Number: CMX631AD5
• Description: Low Voltage SPM Detector
• Manufacturer: CML Microcircuits

Low Voltage SPM Detector
2 Signal List
Packages
2, 3, 7, 9, 10,
11, 14, 15,
1998 Consumer Microcircuits Limited
16, 22, 23
D5
12
13
17
18
19
20
21
24
1
4
5
6
8
D4/P3
5,6,12
10
11
13
14
15
16
1
2
3
4
7
8
9
Signal
Name
Xtal/Clock
XtalN
Clock Out
Clock In
V
V
Signal In +
Signal In -
Amp Out
Tone
Follower
Output
Packet
Mode
Output
System
V
N/C
BIAS
SS
DD
Type
I/P
O/P
O/P
I/P
Power
Power
I/P
I/P
O/P
O/P
O/P
I/P
Power
Description
The input to the on-chip clock oscillator; for use with a
3.579545MHz Xtal in conjunction with the Xtal output; circuit
components are on-chip. When using a Xtal input, the Clock
Out pin should be connected directly to the Clock In pin. If a
clock pulse input is used at the Clock In pin, this (Xtal/Clock)
pin must be connected directly to VDD . See Figure 2 and
Section 3 - External Components.
The output of the on-chip clock oscillator inverter.
A clock signal derived from the on-chip Xtal oscillator. If the
on-chip oscillator is used, this pin should be connected
directly to the Clock In pin. This output should not be used to
clock other devices
The 3.579545MHz clock pulse input to the internal clock
dividers. If an externally generated clock pulse is used, the
Xtal/Clock input pin should be connected to V DD . See
Section 3 External Components.
The output of the on-chip bias circuitry. Held internally at
V DD /2, this pin should be de-coupled to V SS . See Figure 2.
Negative supply (GND).
The positive input to the input gain adjusting signal amplifier.
See Section 4.3, Sensitivity Setting and 4.4, ‘Will’/’Will Not’
Detect Frequencies.
The negative input to the input gain adjusting signal
amplifier. See Section 4.3, Sensitivity Setting and 4.4,
‘Will’/’Will Not’ Detect Frequencies.
The output of the input gain adjusting signal amplifier. See
Section 4.3, Sensitivity Setting and 4.4, ‘Will’/’Will Not’
Detect Frequencies.
This output provides a logic ‘0’ for the period of a detected
tone and a logic ‘1’ for a NOTONE detection. See 4.1, Tone
Follower Mode and Figure 3.
This output provides a logic ‘0’ for a detected tone and a
logic 1 for NOTONE detection and will ignore a small
fluctuation or fade during the tone signal. See Section 4.2,
Packet Mode and Figure 3.
This logic input selects the device operation to either 12kHz
(logic 1) or 16kHz (logic ‘0’) SPM systems. This input has an
internal 1M
Positive supply. A single, stable power supply is required.
Critical levels and voltages within the CMX631A are
dependent upon this supply. This pin should be de-coupled
to V SS by a capacitor mounted close to the pin. Note: If this
device is line powered, the resulting power supply must be
stable. See Section 5.1.1 - Protection against High Voltages.
No internal connection; leave open circuit.
4
pull-up resistor (12kHz).
CMX631A
D/631A/1