IDT2308A Integrated Device Technology, Inc., IDT2308A Datasheet - Page 3
![no-image](/images/manufacturer_photos/0/3/334/integrated_device_technology__inc__sml.jpg)
IDT2308A
Manufacturer Part Number
IDT2308A
Description
3.3V Zero Delay Clock Multiplier
Manufacturer
Integrated Device Technology, Inc.
Datasheet
1.IDT2308A.pdf
(10 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT2308A-1DC
Manufacturer:
IDT
Quantity:
378
Part Number:
IDT2308A-1DCG
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
IDT2308A-1HDC
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT2308A-4DCGI8
Manufacturer:
IDT
Quantity:
20 000
FUNCTION TABLE
NOTE:
1. H = HIGH Voltage Level
AVAILABLE OPTIONS FOR IDT2308A
NOTE:
1. Output phase is indeterminant (0° or 180° from input clock).
ZERO DELAY AND SKEW CONTROL
will be driving a total load of 7pF plus any additional load that it drives. The relative loading of this output (with respect to the remaining outputs) can adjust
the input-output delay.
loaded equally, for zero output-output skew.
IDT2308A
3.3V ZERO DELAY CLOCK MULTIPLIER
To close the feedback loop of the IDT2308A, the FBK pin can be driven from any of the eight available output pins. The output driving the FBK pin
For applications requiring zero input-output delay, all outputs including the one providing feedback should be equally loaded. Ensure the outputs are
L = LOW Voltage Level
IDT2308A-1H
IDT2308A-2H
IDT2308A-2H
IDT2308A-1
IDT2308A-2
IDT2308A-2
IDT2308A-3
IDT2308A-3
IDT2308A-4
S2
Device
H
H
L
L
S1
H
H
L
L
(1)
SELECT INPUT DECODING
Bank A or Bank B
Bank A or Bank B
Bank A or Bank B
Feedback From
Bank A
Bank B
Bank A
Bank B
Bank A
Bank B
Tri-State
CLK A
Driven
Driven
Driven
3
Tri-State
Tri-State
CLK B
Driven
Driven
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
Bank A Frequency
2 x Reference
2 x Reference
2 x Reference
4 x Reference
2 x Reference
Reference
Reference
Reference
Reference
Output Source
REF
PLL
PLL
PLL
Reference or Reference
Bank B Frequency
2 x Reference
2 x Reference
Reference/2
Reference/2
Reference
Reference
Reference
Reference
PLL Shut Down
Y
N
Y
N
(1)