ADP3204JCP Analog Devices, ADP3204JCP Datasheet - Page 6

• Manufacturer Part Number: ADP3204JCP
• Description: 3-Phase IMVP-II and IMVP-III Core Controller for Mobile CPUs
• Manufacturer: Analog Devices

ADP3204
Pin
1–5
6
7
8
9
10
11
Mnemonic
VID[4:0]
BOM
DPSLP
DPRSLP
PWRGD
SD
CLAMP
Function
Voltage Identification Inputs. These are the VID inputs for logic control of the programmed
reference voltage that appears at the DACOUT pin, and, via external component configura-
tion, is used for setting the output voltage regulation point. The VID pins have a specified internal
pull-up current that, if left open, will default the pins to a logic high state. The VID code does not set
the DAC output voltage directly but through a transparent latch that is clocked by the BOM pin’s
GMUXSEL signal rising and falling edge.
Battery Optimized Mode Control (Active Low). This digital input pin corresponds to the system’s
GMUXSEL signal that corresponds to Battery Optimized Mode of the CPU operation in its active
low state and Performance Optimized Mode (POM) in its deactivated high state. The signal also
controls the optimal positioning of the core voltage regulation level by offsetting it downward in
Battery Optimized Mode according to the functionality of the BSHIFT and RAMP pins. It is also
used to initiate a masking period for the PWRGD signal whenever a GMUXSEL signal transition occurs.
Deep Sleep Mode Control (Active Low). This is a digital input pin corresponding to the system’s
STPCPU signal that, in its active state, corresponds to Deep Sleep Mode of the CPU operation,
which is a subset operating mode of either BOM or POM operation. The signal controls the optimal
positioning of the core voltage regulation level by offsetting it downward according to the function-
ality of the DSHIFT and RAMP pins.
Deeper Sleep Mode Control (Active High). This is a digital input pin corresponding to the system’s
DPRSLPVR signal corresponding to Deeper Sleep Mode of the CPU operation. When the signal
when it is activated it controls the DAC output voltage by disconnecting the VID signals from the
DAC input and setting a specified internal Deeper Sleep code instead. At de-assertion of the DPRSLPVR
signal, the DAC output voltage returns to the voltage level determined by the externalVID code.
The DPRSLPVR signal is also used to initiate a blanking period for the PWRGD signal to disable its
response to a pending dynamic core voltage change that corresponds to the VID code transition.
Power Good (Active High). This open-drain output pin, via the assistance of an external pull-up
resistor to the desired voltage, indicates that the core voltage is within the specified tolerance
of the VID programmed value, or else is in a VID transition state as indicated by a recent state
transition of either the BOM or DPRSLP pins. PWRGD is deactivated (pulled low) when the IC is
disabled in UVLO mode, or starting up, or the COREFB voltage is out of the core power-good
window. The open-drain output allows external wired ANDing (logical NORing) with other open
drain/collector power-good indicators.
Shutdown (Active Low). This is a digital input pin coming from a system signal that, in its active
state shuts down the IC operation, placing the IC in its lowest quiescent current state for maximum
power savings.
Clamp (Active High). This is open-drain output pin, via the assistance of an external pull-up
resistor, indicates that the core voltage should be clamped for its protection. To allow the highest
level of protection, the CLAMP signal is developed using both a redundant reference and a redun-
dant feedback path with respect to those of the main regulation loop. In a preferred and more
conservative configuration, the core voltage is clamped by an external FET. The initial protection
function is served when it is activated by detection of either an overvoltage or a reverse-voltage
condition on the COREFB pin. Due to loss of the latched signal at IC power-off, a backup protec-
tion function is served by connecting the pull-up resistor to a system “ALWAYS” regulator output
(e.g., V5_ALWAYS). If the external FET is used, this implementation will keep the core voltage
clamped until the ADP3204 has power reapplied, thus keeping protection for the CPU even after a
hard-failure power-down and restart (e.g., a shorted top or bottom FET).
PIN FUNCTION DESCRIPTIONS
–6–
REV. 0