AD9956 Analog Devices, AD9956 Datasheet

no-image

AD9956

Manufacturer Part Number
AD9956
Description
2.7 GHz DDS-Based AgileRF
Manufacturer
Analog Devices
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9956YCPZ
Manufacturer:
AD
Quantity:
1 320
Part Number:
AD9956YCPZ
Manufacturer:
ADI
Quantity:
717
Part Number:
AD9956YCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
FEATURES
400 MSPS internal DDS clock speed
48-bit frequency tuning word
14-bit programmable phase offset
Integrated 14-bit DAC
25 Mb/s write-speed serial I/O control
200 MHz phase frequency detector inputs
655 MHz programmable input dividers for the phase
Programmable RF divider (÷R) {R = 1, 2, 4, 8} (bypassable)
8 phase/frequency profiles
1.8 V supply for device operation
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
Excellent dynamic performance
Phase noise ≤ 135 dBc/Hz @ 1 KHz offset
−80 dB SFDR @ 160 MHz (±100 KHz offset I
frequency detector (÷M, ÷N) {M, N = 1..16} (bypassable)
PLL_LOCK/SYNC_IN
I/O_UPDATE
SYNC_OUT
REFCLK
REFCLK
TUNING WORD
FREQUENCY
CML CLOCK DRIVER
DRV DRV DRV_RSET
DELTA
SYNC_CLK
24
RF-DIVIDER
FREQUENCY
ACCUMULATOR
RAMP RATE
FREQUENCY
DELTA
÷R
FROM PLLOSC
÷4
OUT
16
FUNCTIONAL BLOCK DIAGRAM
SYSCLK
)
2.7 GHz DDS-Based AgileRF
FTW
PS<2:0> RESET I/O PORT
48
3
TIMING AND CONTROL LOGIC
ACCUMULATOR
PHASE
Figure 1.
OFFSET
PHASE
WORD
48
OFFSET
PHASE
3.3 V supply for I/O and charge pump
Software controlled power-down
48-lead LFCSP package
Automatic linear frequency sweeping capability (in DDS)
Programmable charge pump current (up to 4 mA)
Phase modulation capability
Multichip synchronization
Dual-mode PLL lock detect
655 MHz CML-mode PECL-compliant driver
APPLICATIONS
Agile LO frequency synthesis
FM chirp source for radar and scanning systems
Automotive radars
Test and measurement equipment
Acousto-optic device drivers
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.326.8703
14
PLLREF/
PLLREF
19
OSCILLATOR
DDS CORE
SYSCLK
PLLOSC/
PLLOSC
BUFFER
CONVERSION
AMPLITUDE
PHASE TO
BUFFER
© 2004 Analog Devices, Inc. All rights reserved.
÷M
÷N
DETECT
LOCK
14
Φ
DAC_RSET
DAC
SYSCLK
TM
CP_RSET
CHARGE
PUMP
3
Synthesizer
CHARGE
SCALER
PUMP
www.analog.com
AD9956
I/O_RESET
CP_OUT
IOUT
IOUT

Related parts for AD9956

Related keywords