AD9923 Analog Devices, AD9923 Datasheet - Page 50
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
AD9923
Manufacturer Part Number
AD9923
Description
Manufacturer
Analog Devices
Datasheet
1.AD9923.pdf
(64 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD9923ABBCZ
Manufacturer:
ADI
Quantity:
364
Company:
Part Number:
AD9923ABBCZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD9923ABBCZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD9923ABBCZRL
Manufacturer:
AD
Quantity:
36
Company:
Part Number:
AD9923ABBCZRL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD9923ABBCZRL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD9923AXBCZ
Manufacturer:
AD
Quantity:
1 620
Part Number:
AD9923AXBCZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD9923BBCZ
Manufacturer:
ADI
Quantity:
519
Part Number:
AD9923BBCZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9923BBCZR
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD9923BBCZRL
Manufacturer:
RENESAS
Quantity:
1 723
AD9880
Table 76.
PLL_N [2:0]
0
1
2
3
4
5
6
7
0x58
0x58
Table 77.
MCLK fs_N [2:0]
0
1
2
3
4
5
6
7
0x59
0x59
0x59
0x59
0x59
0x59
0x5A
This bit disables the inter MDA/MCL pull-ups.
This bit resets the audio FIFO if underflow is detected.
3
This bit makes it possible to prevent the N/CTS packet
on the link from writing to the N and CTS registers.
2-0
These bits control the multiple of 128 fs used for
MCLK out.
6
5
This bit allows for overriding during power down.
0 = auto, 1 = manual.
4
This bit allows normal clock termination or
disconnects this. 0 = normal, 1 = disconnected.
2
1
This bit resets the audio FIFO if overflow is detected.
0
This bit three-states the MDA/MCL lines to allow in-
circuit programming of the EEPROM.
6-0
This register indicates if a data packet in specific
sections has been detected. These seven bits are
updated if any specific packet has been received since
last reset or loss of clock detect. Normal is 0x00.
N_CTS_Disable
MCLK fs_N
MDA/MCL PU Disable
CLK Term O/R
Manual CLK Term
FIFO Reset UF
FIFO Reset OF
MDA/MCL Three-State
Packet Detect
MCLK Divide Value
/1
/2
/3
/4
/5
/6
/7
/8
fs Multiple
128
256
384
512
640
768
896
1024
Rev. 0 | Page 50 of 64
Table 78.
Packet Detect Bit
0
1
2
3
4
5
6
0x5B
0x5E
0x5E
0x5E
0x5E
0x5E
0x5F
0x60
0x60
0x61
0x61
Table 79.
Code
0x0
0x2
0x3
0x8
0xA
0xC
0xE
0x62
0x7B
0x7C
0x7D
0x7D
0x80
0x81
0 = DVI, 1 = HDMI.
3
7-6
5-3
2
1
0
7-0
7-4
3-0
5-4
3-0
3-0
7-0
These are the most significant 8 bits of a 20-bit word
used in the 20-bit N term in the regeneration of the
audio clock.
7-0
7-4
3-0
These are the most significant 4 bits of a 20-bit word
used along with the 20-bit CTS term to regenerate the
audio clock.
AVI Infoframe Version
6-5
This register indicates whether data is RGB, 4:4:4 or
4:2:2.
PCM Audio Data
Channel Number
Sampling Frequency
CTS (11-4)
CTS (3-0)
N (19-16)
Y [1:0]
HDMI Mode
Channel Status Mode
Copyright Information
Linear PCM Identification
Use of Channel Status Block
Channel Status Category Code
Source Number
Clock Accuracy
Word Length
CTS (Cycle Time Stamp) (19-12)
Frequency (kHz)
44.1
48
32
88.2
96
176.4
192
Packet Detected
AVI infoframe
Audio infoframe
SPD infoframe
MPEG Source infoframe
ACP packets
ISRC1 packets
ISRC2 packets