MAX104 Maxim, MAX104 Datasheet - Page 15

• Manufacturer Part Number: MAX104
• Description: 5V / 1Gsps / 8-Bit ADC with On-Chip 2.2GHz Track/Hold Amplifier
• Manufacturer: Maxim

The MAX104 may be operated at up to 500Msps in non-
demultiplexed DIV1 mode (Table 2). In this mode, the
internal demultiplexer is disabled, and sampled data is
presented to the primary port only, with the data repeat-
ed at the auxiliary port but delayed by one clock cycle
(Figure 6). Since the auxiliary output port contains the
same data stream as the primary output port, the auxil-
iary port can be shut down to save power by connecting
AUXEN1 and AUXEN2 to digital ground (GNDD). This
powers down the internal bias cells and causes both
outputs (true and complementary) of the auxiliary port to
pull up to a logic-high level. To save additional power,
the external 50Ω termination resistors connected to the
Figure 6. Non-Demuxed, DIV1-Mode Timing Diagram
Figure 7. Demuxed DIV2-Mode Timing Diagram
DATA PORT
DATA PORT
DATA PORT
DATA PORT
AUXILIARY
AUXILIARY
PRIMARY
PRIMARY
DREADY
DREADY
NOTE: THE LATENCY TO THE PRIMARY PORT IS 7.5 CLOCK CYCLES, AND THE LATENCY TO THE AUXILIARY PORT IS 8.5 CLOCK CYCLES.
DREADY+
NOTE: THE AUXILIARY PORT DATA IS DELAYED ONE ADDITIONAL CLOCK CYCLE FROM THE PRIMARY PORT DATA.
CLK
DREADY-
DREADY+
CLK
DREADY-
CLK+
CLK-
CLK+
CLK-
BOTH THE PRIMARY AND AUXILIARY DATA PORTS ARE UPDATED ON THE RISING EDGE OF THE DREADY+ CLOCK.
GROUNDING AUXEN1 AND AUXEN2 WILL POWER DOWN THE AUXILIARY PORT TO SAVE POWER.
n
n
______________________________________________________________________________________
ADC SAMPLE NUMBER
ADC SAMPLE NUMBER
n+1
n+1
Non-Demultiplexed DIV1 Mode
On-Chip 2.2GHz Track/Hold Amplifier
n+2
n+2
n+3
n+3
n+4
n+4
ADC SAMPLES ON THE RISING EDGE OF CLK+
ADC SAMPLES ON THE RISING EDGE OF CLK+
n+5
n+5
±5V, 1Gsps, 8-Bit ADC with
n+6
n+6
PECL termination power supply (V
removed from all auxiliary output ports.
The MAX104 features an internally selectable DIV2
mode (Table 2) that reduces the output data rate to
one-half of the sample clock rate. The demultiplexed
outputs are presented in dual 8-bit format with two con-
secutive samples appearing in the primary and auxil-
iary output ports on the rising edge of the data-ready
clock (Figure 7). The auxiliary data port contains the
previous sample, and the primary output contains the
most recent data sample. AUXEN1 and AUXEN2 must
be connected to V
PECL output drivers.
n+7
n+7
n+8
n+8
n-1
n
n+1
n+9
n+9
n
CC
n+10
n+1
n+10
O to power-up the auxiliary port
n+2
n+1
n+2
Demultiplexed DIV2 Mode
n+11
n+11
n+2
n+3
n+12
n+4
CC
n+12
n+3
O - 2V) may be
n+3
n+4
n+13
n+4
n+13
n+5
15