MAX17036 Maxim Integrated Products, MAX17036 Datasheet - Page 34

• Manufacturer Part Number: MAX17036
• Description: (MAX17030 / MAX17036) 1/2/3-Phase Quick-PWM IMVP-6.5 VID Controllers
• Manufacturer: Maxim Integrated Products

www.DataSheet4U.com
1/2/3-Phase Quick-PWM
IMVP-6.5 VID Controllers
Find a low-loss inductor having the lowest possible DC
resistance that fits in the allotted dimensions. The core
must not to saturate at the peak inductor current (I
Output capacitor selection is determined by the con-
troller stability requirements, and the transient soar and
sag requirements of the application.
The output filter capacitor must have low enough effec-
tive series resistance (ESR) to meet output ripple and
load-transient requirements, yet have high enough ESR
to satisfy stability requirements.
In CPU V
the output is subject to large load transients, the output
capacitor’s size typically depends on how much ESR is
needed to prevent the output from dipping too low under a
load transient. Ignoring the sag due to finite capacitance:
The output ripple voltage of a step-down controller
equals the total inductor ripple current multiplied by the
output capacitor’s ESR. When operating multiphase
systems out-of-phase, the peak inductor currents of
each phase are staggered, resulting in lower output rip-
ple voltage by reducing the total inductor ripple current.
For multiphase operation, the maximum ESR to meet
ripple requirements is:
where η
f
capacitance value required relates to the physical size
needed to achieve low ESR, as well as to the chemistry
of the capacitor technology. Thus, the capacitor is usu-
ally selected by ESR and voltage rating rather than by
capacitance value (this is true of polymer types).
When using low-capacity ceramic filter capacitors,
capacitor size is usually determined by the capacity
needed to prevent V
lems during load transients. Generally, once enough
capacitance is added to meet the overshoot require-
ment, undershoot at the rising load edge is no longer a
problem (see the V
Transient Response section).
34
SW
is the switching frequency per phase. The actual
______________________________________________________________________________________
R
ESR
TOTAL
CORE
≤
I
(
PEAK
⎡
⎢
⎢
⎣
R
(
is the total number of active phases and
V
ESR
converters and other applications where
IN
=
−
+
Output Capacitor Selection
⎛
⎜
⎝
SAG
SAG
η
R
I
LOAD MAX
TOTAL OUT
PCB
η
V f
IN SW
and V
TOTAL
and V
)
(
≤
V
∆
L
SOAR
I
LOAD MAX
)
Output Capacitor ESR
SOAR
⎞
⎟
⎠
V
)
⎛
⎝ ⎜
STEP
V
1
OUT
from causing prob-
+
(
LIR
equations in the
2
⎤
⎥
⎥
⎦
)
V
⎞
⎠ ⎟
RI
P P PLE
PEAK
):
For Quick-PWM controllers, stability is determined by
the value of the ESR zero relative to the switching fre-
quency. The boundary of instability is given by the fol-
lowing equation:
where:
and:
where C
total equivalent series resistance, R
age-positioning gain, and R
resistance between the output capacitors and sense
resistors.
For a standard 300kHz application, the ESR zero fre-
quency must be well below 95kHz, preferably below
50kHz. Tantalum, SANYO POSCAP, and Panasonic SP
capacitors in widespread use at the time of publication
have typical ESR zero frequencies below 50kHz. In the
standard application circuit, the ESR needed to support
a 30mV
330µF/2.5V Panasonic SP (type SX) capacitors in paral-
lel provide 1.5mΩ (max) ESR. With a 2mΩ droop and
0.5mΩ PCB resistance, the typical combined ESR
results in a zero at 30kHz.
Ceramic capacitors have a high ESR zero frequency, but
applications with significant voltage positioning can take
advantage of their size and low ESR. When using only
ceramic output capacitors, output overshoot (V
typically determines the minimum output capacitance
requirement. Their relatively low capacitance value
favors high switching-frequency operation with small
inductor values to minimize the energy transferred from
inductor to capacitor during load-step recovery.
Unstable operation manifests itself in two related but
distinctly different ways: double-pulsing and feedback
loop instability. Double pulsing occurs due to noise on
the output or because the ESR is so low that there is not
enough voltage ramp in the output-voltage signal. This
“fools” the error comparator into triggering a new cycle
immediately after the minimum off-time period has
expired. Double pulsing is more annoying than harmful,
resulting in nothing worse than increased output ripple.
P-P
OUT
Output Capacitor Stability Considerations
ripple is 30mV/(40A x 0.3) = 2.5mΩ. Four
R
is the total output capacitance, R
EFF
f
ESR
=
R
ESR
f
=
ESR
2π
+
R
≤
R
EFF OUT
DROOP
PCB
f
SW
π
1
C
is the parasitic board
+
DROOP
R
PCB
is the volt-
ESR
SOAR
is the
)