LPC2104 Philips Semiconductors (Acquired by NXP), LPC2104 Datasheet - Page 16

no-image

LPC2104

Manufacturer Part Number
LPC2104
Description
LPC2104/2105/2106; Single-chip 32-bit Microcontrollers; 128 KB Isp/iap Flash With 64 KB/32 KB/16 KB RAM;; Package: SOT313-2 (LQFP48)
Manufacturer
Philips Semiconductors (Acquired by NXP)
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC2104/G
Manufacturer:
NXP
Quantity:
499
Part Number:
LPC2104BBD48,151
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
LPC2104FBD48
Manufacturer:
ST
0
Part Number:
LPC2104FBD48/01
Quantity:
9 999
Part Number:
LPC2104FBD48/01
Manufacturer:
NXP
Quantity:
7 163
Part Number:
LPC2104FBD48/01,15
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Philips Semiconductors
9397 750 11499
Product data
6.10.1 Features
6.11.1 Features
6.10 UARTs
6.11 I
The LPC2104, LPC2105 and LPC2106 each contain two UARTs. One UART
provides a full modem control handshake interface, the other provides only transmit
and receive data lines.
I
(SCL), and a serial data line (SDA). Each device is recognized by a unique address
and can operate as either a receiver-only device (e.g. an LCD driver or a transmitter
with the capability to both receive and send information (such as memory).
Transmitters and/or receivers can operate in either master or slave mode, depending
on whether the chip has to initiate a data transfer or is only addressed. I
multi-master bus, it can be controlled by more than one bus master connected to it.
I
400 kbit/s (Fast I
2
2
2
C is a bi-directional bus for inter-IC control using only two wires: a serial clock line
C implemented in LPC2104, LPC2105 and LPC2106 supports bit rate up to
C serial I/O controller
16 byte Receive and Transmit FIFOs.
Register locations conform to ‘550 industry standard.
Receiver FIFO trigger points at 1, 4, 8, and 14 bytes
Built-in baud rate generator.
Standard modem interface signals included on UART 1.
Standard I
Easy to configure as Master, Slave, or Master/Slave.
Programmable clocks allow versatile rate control.
Bidirectional data transfer between masters and slaves.
Multi-master bus (no central master).
Arbitration between simultaneously transmitting masters without corruption of
serial data on the bus.
Serial clock synchronization allows devices with different bit rates to communicate
via one serial bus.
Serial clock synchronization can be used as a handshake mechanism to suspend
and resume serial transfer.
The I
2
C bus may be used for test and diagnostic purposes.
2
C compliant bus interface.
2
C).
Rev. 02 — 11 June 2003
LPC2104/2105/2106
Single-chip 32-bit microcontrollers
© Koninklijke Philips Electronics N.V. 2003. All rights reserved.
2
C is a
16 of 34

Related parts for LPC2104