HY29F800 Hynix Semiconductor, HY29F800 Datasheet - Page 16

• Manufacturer Part Number: HY29F800
• Description: 8 Megabit (1Mx8/512Kx16), 5 Volt-only, Flash Memory
• Manufacturer: Hynix Semiconductor

HY29F800
Table 6. Write and Erase Operation Status Summary
Notes:
1. A valid address is required when reading status information. See text for additional information.
2. DQ[5] status switches to a ‘1’ when a program or erase operation exceeds the maximum timing limit.
3. A ‘1’ during sector erase indicates that the 50 µs time-out has expired and active erasure is in progress. DQ[3] is not
4. Equivalent to ‘No Toggle’ because data is obtained in this state.
5. Programming can be done only in a non-suspended sector (a sector not marked for erasure).
rithm is in progress or completed, or whether the
device is in Erase Suspend mode. Data# Polling
is valid after the rising edge of the final WE# pulse
in the Program or Erase command sequence.
The system must do a read at the program ad-
dress to obtain valid programming status informa-
tion on this bit. While a programming operation is
in progress, the device outputs the complement
of the value programmed to DQ[7]. When the pro-
gramming operation is complete, the device out-
puts the value programmed to DQ[7]. If a pro-
gram operation is attempted within a protected
sector, Data# Polling on DQ[7] is active for ap-
proximately 2 µs, then the device returns to read-
ing array data.
The host must read at an address within any non-
protected sector scheduled for erasure to obtain
valid erase status information on DQ[7]. During
an erase operation, Data# Polling produces a “0”
on DQ[7]. When the erase operation is complete,
or if the device enters the Erase Suspend mode,
Data# Polling produces a “1” on DQ[7]. If all sec-
tors selected for erasing are protected, Data#
Polling on DQ[7] is active for approximately 100
µs, then the device returns to reading array data.
If at least one selected sector is not protected, the
erase operation erases the unprotected sectors,
and ignores the command for the selected sec-
tors that are protected.
16
S
N
applicable to the chip erase operation.
M
E
s u
r o
a r
o
p
m
d
s
e
e
l a
e
n
d
P
P
E
E
R
R
P
P
s
s
e
s u
o r
o r
a r
a r
o r
o r
e
e
t c
a
a
g
g
s
s
p
g
g
d
d
r o
e
e
a r
a r
e
a r
a r
i w
i w
n
n i
c
m
m
m
m
d
o
h t
h t
e
m
m
m
m
p
m
d
O
n i
n i
o r
n i
n i
n i
n i
p
s
p
g
g
e l
g
g
g
e
n
e
r e
e r
o
a r
e t
n i
c
t c
n i
c
n
o
o
t a
s s
s
d
e -
r o
p
p
m
m
e
o i
o r
o r
a r
p
p
s
n
e l
e l
g
g
s u
s
e r
e r
e
e t
e t
p
s s
s s
d
d
e
n
5
5
d
e
d
D
D
D
D
D
D
Q
Q
Q
a
a
a
0
[
1
1
7 [
7 [
] 7
a t
a t
a t
# ]
# ]
1
N
T
T
T
o
D
D
D
D
When the system detects that DQ[7] has changed
from the complement to true data (or “0” to “1” for
erase), it should do an additional read cycle to read
valid data from DQ[7:0]. This is because DQ[7]
may change asynchronously with respect to the
other data bits while Output Enable (OE#) is as-
serted low.
Figure 7 illustrates the Data# Polling test algorithm.
DQ[6] - Toggle Bit I
Toggle Bit I on DQ[6] indicates whether an Auto-
matic Program or Erase algorithm is in progress
or complete, or whether the device has entered
the Erase Suspend mode. Toggle Bit I may be
read at any address, and is valid after the rising
edge of the final WE# pulse in the program or erase
command sequence, including during the sector
erase time-out. The system may use either OE#
or CE# to control the read cycles.
Successive read cycles at any address during an
Automatic Program algorithm operation (including
programming while in Erase Suspend mode)
cause DQ[6] to toggle. DQ[6] stops toggling when
the operation is complete. If a program address
falls within a protected sector, DQ[6] toggles for
approximately 2 µs after the program command
sequence is written, then returns to reading array
data.
D
o
o
o
Q
a
a
o t
a
g
g
g
a
a t
a t
a t
[
g
g
g
g
a t
] 6
e l
e l
e l
g
4
4
4
e l
D
D
D
D
D
0
0
0
Q
1 /
1 /
1 /
a
a
a
a
0
[
a t
a t
a t
a t
] 5
2
2
2
D
D
D
D
D
N
N
N
Q
1
a
a
a
a
A /
A /
A /
[
a t
3
a t
a t
a t
] 3
D
T
T
D
D
D
D
Q
o
o
N
N
a
g
g
a
a
a
[
A /
A /
a t
g
g
] 2
a t
a t
a t
e l
e l
4
1
Rev. 4.2/May 01
R
Y
B /
0
0
0
1
1
1
1
1
Y
#