ADC700JH Burr-Brown Corporation, ADC700JH Datasheet - Page 3

no-image

ADC700JH

Manufacturer Part Number
ADC700JH
Description
16-bit Resolution With Microprocessor Interface A/D Converter
Manufacturer
Burr-Brown Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADC700JH
Manufacturer:
NS
Quantity:
35
Part Number:
ADC700JH
Manufacturer:
BB/TI
Quantity:
87
TIMING SPECIFICATIONS
At V
*Same specs as ADC700JH, AH, RH.
NOTES: (1) TTL, LSTTL, and 5V CMOS compatible. (2) FSR means Full Scale Range. For example, unit connected for 10V range has 20V FSR. (3) Externally
adjustable to zero. (4) See Table I. USB – Unipolar Straight Binary; BTC – Binary Two’s Complement; BOB – Bipolar Offset Binary; NRZ – Non Return to Zero. (5)
Max supply current is specified at rated supply voltages. (6) All input control signals are specified with t
level of 1.6V. (7) t
required for the data lines to change 0.5V when loaded with the circuits of Figure 2.
ABSOLUTE MAXIMUM RATINGS
ORDERING INFORMATION
CONVERSION AND SERIAL DATA OUTPUT TIMING
PARALLEL DATA OUTPUT TIMING
RESET TIMING
+V
+V
–V
Digital Common to Analog Common ........................................ –1V to +1V
Digital Inputs to Digital Common ................................ –0.5V to V
Analog Inputs .................................................................................. +16.5V
Power Dissipation ........................................................................ 1000mW
Storage Temperature ...................................................... –60 C to +150 C
Lead Temperature, (soldering, 10s) ............................................... +300 C
NOTES: Stresses above those listed under “Absolute Maximum Ratings”
may cause permanent damage to the device. Exposure to absolute maxi-
mum rating conditions for extended periods may affect device reliability.
MODEL
ADC700JH
ADC700KH
ADC700AH
ADC700BH
ADC700RH
ADC700SH
PARAMETER
DD
DD
CC
CC
t
t
to Digital Common ............................................................ 0V to +7V
to Analog Common ......................................................... 0V to +18V
to Analog Common ......................................................... 0V to –18V
= +5V, +V
13
16
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
10
11
12
14
15
17
18
19
20
1
2
3
4
5
6
7
8
9
(8)
(7)
CC
13
is measured with the load circuits of Figure 1 and defined as the time required for an output to cross 0.8V or 2.4V. (8) t
= +12V or +15V, –V
T
LIMIT AT
A
1100
= 25 C
110
550
250
310
40
15
50
70
40
40
50
60
70
0
0
0
0
0
0
0
TEMPERATURE
–55 C to +125 C
–55 C to +125 C
–25 C to +85 C
–25 C to +85 C
0 C to 70 C
0 C to 70 C
RANGE
(6)
CC
–25 C, +85 C
T
A
LIMIT AT
= –12V or –15V, unless otherwise noted.
= 0, +70 C
1150
130
600
210
360
40
17
58
81
40
45
60
70
81
0
0
0
0
0
0
0
ERROR (%FSR)
LINEARITY
T
0.006
0.003
0.006
0.003
0.006
0.003
A
= –55 C, +125 C
DD
LIMIT AT
+ 0.5V
1250
145
650
200
400
40
17
66
95
40
50
65
80
95
0
0
0
0
0
0
0
3
PACKAGING INFORMATION
NOTE: (1) For detailed drawing and dimension table, please see end of data
sheet, or Appendix D of Burr-Brown IC Data Book.
MODEL
ADC700JH
ADC700KH
ADC700AH
ADC700BH
ADC700RH
ADC700SH
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
ns, max
1–24
ns, min
ns, min
ns, min
ns, min
ns, min
ns, min
ns, min
ns, min
ns, min
ns, min
UNITS
s, max
RISE
DESCRIPTION
CS to WR Setup time
WR to Status delay
WR pulse width
CS to WR Hold time
Conversion time
Data Ready to Status time
WR to first Serial Data Strobe
First Serial Data to first Serial Data Strobe
Last Serial Data Strobe to Status
Status to WR Setup time
HBEN to RD Setup time
CS to RD Setup time
High Byte Data Valid after RD
C
High Byte Data Valid after RD
C
RD pulse width
Data Ready delay from RD (HBEN asserted)
Data Hold time after RD (bus relinquish time)
RD to CS Hold time
RD to HBEN Hold time
Data Ready low delay from Reset
Status low delay from Reset
L
L
= 20pF (High Byte bus access time)
= 100pF (High Byte bus access time)
= t
28-Pin Ceramic DIP
28-Pin Ceramic DIP
28-Pin Ceramic DIP
28-Pin Ceramic DIP
28-Pin Ceramic DIP
28-Pin Ceramic DIP
FALL
PACKAGE
= 5ns (10% to 90% of 5V) and timed from a voltage
25–99
ADC700
PACKAGE DRAWING
16
is defined as the time
NUMBER
100+
237
237
237
237
237
237
(1)
®

Related parts for ADC700JH