ATA8205 ATMEL Corporation, ATA8205 Datasheet - Page 20

no-image

ATA8205

Manufacturer Part Number
ATA8205
Description
(ATA8203 - ATA8205) Industrial UHF ASK/FSK Receiver
Manufacturer
ATMEL Corporation
Datasheet
20
ATA8203/ATA8204/ATA8205
Use the function of the data clock only in conjunction with the bit check 3, 6 or 9 is recom-
mended. If the bit check is set to 0 or the receiver is set to receiving mode using the pin
POLLING/_ON, the data clock is available if the data clock control logic has detected the dis-
tance 2T (Start bit).
Note that for Bi-phase-coded signals, the data clock is issued at the end of the bit.
Figure 9-1.
Figure 9-2.
Data_out (DATA)
Data_out (DATA)
DATA_CLK
DATA_CLK
Dem_out
Dem_out
Timing Diagram of the Data Clock
Data Clock Disappears Because of a Timing Error
'1'
'1'
Bit-check mode
data clock control
Timing error
Receiving mode,
Bit check ok
logic active
'1'
'1'
'1'
'1'
Preburst
T
ee
'1'
'1'
T
ee
< T
T
Lim_min
'1'
'1'
2T
Start bit
or t
'0'
'0'
Data
Lim_max
Receiving mode,
bit check active
data clock control logic active
'1'
'1'
< T
Receiving mode,
ee
< T
'1'
'1'
www.DataSheet4U.com
Lim_min_2T
t
Delay
'0'
'0'
Data
or T
'1'
'1'
ee
9121B–INDCO–04/09
> T
t
P_Data_Clk
Lim_max_2T
'0'
'0'

Related parts for ATA8205