PIC16F506 Microchip Technology, PIC16F506 Datasheet - Page 25

no-image

PIC16F506

Manufacturer Part Number
PIC16F506
Description
(PIC12F510 / PIC16F506) 8-Bit Flash Microcontroller
Manufacturer
Microchip Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC16F506-I/P
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC16F506-I/SL
Manufacturer:
MICROCHIP
Quantity:
16 700
Part Number:
PIC16F506-I/SL
Manufacturer:
Microchip Technology
Quantity:
33 360
Part Number:
PIC16F506-I/SL
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC16F506-I/SL
0
Part Number:
PIC16F506-I/ST
Manufacturer:
MICROCHIP
Quantity:
2 000
Part Number:
PIC16F506-I/ST
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC16F506-I/ST
0
Company:
Part Number:
PIC16F506-I/ST
Quantity:
8 000
Part Number:
PIC16F506T-I/SL
Manufacturer:
ROHM
Quantity:
400 000
Part Number:
PIC16F506T-I/SL
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC16F506T-I/ST
Manufacturer:
ZARLINK
Quantity:
320
4.6
As a program instruction is executed, the Program
Counter (PC) will contain the address of the next
program instruction to be executed. The PC value is
increased by one every instruction cycle, unless an
instruction changes the PC.
For a GOTO instruction, bits 8:0 of the PC are provided
by the GOTO instruction word. The Program Counter
(PCL) is mapped to PC<7:0>. Bit 5 of the STATUS
register provides page information to bit 9 of the PC
(Figure 4-4).
For a CALL instruction, or any instruction where the
PCL is the destination, bits 7:0 of the PC again are
provided by the instruction word. However, PC<8>
does not come from the instruction word, but is always
cleared (Figure 4-4).
Instructions where the PCL is the destination or modify
PCL instructions include MOVWF PC, ADDWF PC and
BSF PC, 5.
FIGURE 4-4:
© 2006 Microchip Technology Inc.
CALL or Modify PCL Instruction
GOTO Instruction
Note:
Program Counter
PC
Because PC<8> is cleared in the CALL
instruction or any modify PCL instruction,
all subroutine calls or computed jumps are
limited to the first 256 locations of any
program memory page (512 words long).
7
7
PC
9
STATUS
9
STATUS
Reset to ‘0’
PA0
8 7
8 7
LOADING OF PC
BRANCH INSTRUCTIONS
Instruction Word
PA0
Instruction Word
PCL
PCL
0
0
0
0
Preliminary
4.6.1
The PC is set upon a Reset, which means that the PC
addresses the last location in the last page (i.e., the
oscillator calibration instruction). After executing
MOVLW XX, the PC will roll over to location 00h and
begin executing user code.
The STATUS register page preselect bits are cleared
upon a Reset, which means that page 0 is preselected.
Therefore, upon a Reset, a
automatically cause the program to jump to page 0 until
the value of the page bits is altered.
4.7
The PIC12F510/16F506 devices have a 2-deep, 12-bit
wide hardware PUSH/POP stack.
A CALL instruction will PUSH the current value of Stack
1 into Stack 2 and then PUSH the current PC value,
incremented by one, into Stack Level 1. If more than
two sequential CALLs are executed, only the most
recent two return addresses are stored.
A RETLW instruction will POP the contents of Stack
Level 1 into the PC and then copy Stack Level 2
contents into Stack Level 1. If more than two sequential
RETLWs are executed, the stack will be filled with the
address previously stored in Stack Level 2.
Note 1: The W register will be loaded with the lit-
PIC12F510/16F506
2: There are no Status bits to indicate stack
3: There are no instruction mnemonics
Stack
EFFECTS OF RESET
eral value specified in the instruction. This
is particularly useful for the implementa-
tion of data look-up tables within the
program memory.
overflows or stack underflow conditions.
called PUSH or POP. These are actions
that occur from the execution of the CALL
and RETLW instructions.
GOTO instruction will
DS41268B-page 23

Related parts for PIC16F506