PIC18LF452 Microchip Technology, PIC18LF452 Datasheet - Page 68
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
PIC18LF452
Manufacturer Part Number
PIC18LF452
Description
(PIC18LFxx2) Enhanced FLASH Microcontrollers
Manufacturer
Microchip Technology
Datasheet
1.PIC18LF452.pdf
(332 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC18LF452-I/L
Manufacturer:
Microchip Technology
Quantity:
10 000
Company:
Part Number:
PIC18LF452-I/P
Manufacturer:
Microchip Technology
Quantity:
135
Company:
Part Number:
PIC18LF452-I/PT
Manufacturer:
XILINX
Quantity:
349
Company:
Part Number:
PIC18LF452-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC18LF452-I/PT
Manufacturer:
MICROCH
Quantity:
20 000
Company:
Part Number:
PIC18LF4520-E/PT
Manufacturer:
SIEMENS
Quantity:
2
Part Number:
PIC18LF4520-I/ML
Manufacturer:
MICROCHI
Quantity:
20 000
Company:
Part Number:
PIC18LF4520-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC18LF4520-I/PT
Manufacturer:
MICROCHI
Quantity:
20 000
Company:
Part Number:
PIC18LF4520T-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Company:
Part Number:
PIC18LF4523-I/ML
Manufacturer:
Microchip Technology
Quantity:
135
Part Number:
PIC18LF4525-I/PT
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
PIC18FXX2
REGISTER 6-1:
DS39564B-page 66
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
EECON1 REGISTER (ADDRESS FA6h)
bit 7
EEPGD: FLASH Program or Data EEPROM Memory Select bit
1 = Access FLASH Program memory
0 = Access Data EEPROM memory
CFGS: FLASH Program/Data EE or Configuration Select bit
1 = Access Configuration or Calibration registers
0 = Access FLASH Program or Data EEPROM memory
Unimplemented: Read as '0'
FREE: FLASH Row Erase Enable bit
1 = Erase the program memory row addressed by TBLPTR on the next WR command
0 = Perform write only
WRERR: FLASH Program/Data EE Error Flag bit
1 = A write operation is prematurely terminated
0 = The write operation completed
Note:
WREN: FLASH Program/Data EE Write Enable bit
1 = Allows write cycles
0 = Inhibits write to the EEPROM
WR: Write Control bit
1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle.
0 = Write cycle to the EEPROM is complete
RD: Read Control bit
1 = Initiates an EEPROM read
0 = Does not initiate an EEPROM read
Legend:
R = Readable bit
- n = Value at POR
EEPGD
R/W-x
(cleared by completion of erase operation)
(any MCLR or any WDT Reset during self-timed programming in normal operation)
(The operation is self-timed and the bit is cleared by hardware once write is complete. The
WR bit can only be set (not cleared) in software.)
(Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared)
in software. RD bit cannot be set when EEPGD = 1.)
When a WRERR occurs, the EEPGD or FREE bits are not cleared. This allows tracing
of the error condition.
R/W-x
CFGS
U-0
—
W = Writable bit
’1’ = Bit is set
R/W-0
FREE
WRERR
R/W-x
U = Unimplemented bit, read as ‘0’
’0’ = Bit is cleared
WREN
R/W-0
2002 Microchip Technology Inc.
x = Bit is unknown
R/S-0
WR
R/S-0
RD
bit 0