AD2S80 Analog Devices, AD2S80 Datasheet
AD2S80
Available stocks
Related parts for AD2S80
AD2S80 Summary of contents
Page 1
... Monolithic. A one chip solution reduces the package size re- quired and increases the reliability. Resolution Set by User. Two control pins are used to select the resolution of the AD2S80A to be 10, 12 bits al- lowing the user to use the AD2S80A with the optimum resolu- tion for each application. ...
Page 2
... Output. Logic HI Outputs in High Impedance State 35 MS Byte DB1–DB8, LS Byte DB9–DB16 LS Byte DB1–DB8, LS Byte DB9–DB16 60 Internally Pulled High (100 Bit 12 Bit 14 Bit 16 Bit –2– AD2S80A Typ Max Units 20,000 Hz 2.0 2.2 V rms 60 150 20,000 Hz 8 ...
Page 3
... DB1–DB16 RIPPLE CLK, DIR DB1–DB16 Only –3– AD2S80A AD2S80A Typ Max Units 150 300 ns 600 ns 1 LSTTL 3 LSTTL 3 LSTTL V 0.8 V 100 A 100 A 1.0 V –400 A V 0.4 V ...
Page 4
... Body Model) and fast, low energy pulses (Charges Device Model). The AD2S80A is ESD protection Class II (2000 V min). Proper ESD precautions are strongly recommended to avoid functional damage or performance degradation. For further information on ESD precautions, refer to Analog Devices ESD Prevention Manual. ...
Page 5
... DB14 21 DB13 DB12 20 LCC (E) Package – RIPPLE CLOCK 37 DIRECTION 36 BUSY 35 DATA LOAD AD2S80A 34 NC TOP VIEW (Not to Scale) 33 SC2 32 SC1 31 DIGITAL GND INHIBIT PIN DESIGNATIONS DESCRIPTION ...
Page 6
... The external components required should be connected as shown in Figure 1. and ANALOG S CONVERTER RESOLUTION Two major areas of the AD2S80A specification can be selected and by the user to optimize the total system performance. The reso- L lution of the digital output is set by the logic state of the inputs SC1 and SC2 to be 10, 12 bits; and the dynamic char- acteristics of bandwidth and tracking rate are selected by the choice of external components ...
Page 7
... LSB and the dynamic re- sponse will also change, since the dynamic characteristics are proportional to the signal level. The AD2S80A will not be damaged if the signal inputs are applied to the converter without the power supplies and/or the reference. ...
Page 8
... The components should be connected as shown in Figure 1. PG compatible software is available to help users select the optimum component values for the AD2S80A, and display the transfer gain, phase and small step response. For more detailed information and explanation, see section “CIR- CUIT FUNCTIONS AND DYNAMIC PERFORMANCE.” ...
Page 9
... ENABLE input taken to a logic “LO”) regardless of the state of the BYTE SELECT pin. Note that when the AD2S80A is used with a resolution less than 16 bits the unused data lines are pulled to a logic “LO.” A logic “HI” on the BYTE SELECT input will present the eight most significant data bits on data output DB1 and DB8. A logic “ ...
Page 10
... DIRECTION DIGITAL Figure 3. Functional Diagram The ratio multiplier will work in exactly the same way whether the AD2S80A is connected as a tracking converter con- trol transformer, where data is preset into the counters using the DATA LOAD pin. HF Filter The AC ERROR OUTPUT may be fed to the PSD via a simple ac coupling network (R2, C1) to remove any dc offset at this point ...
Page 11
... Integrator The integrator components (R4, C4, R5, C5) are external to the AD2S80A to allow the user to determine the optimum dynamic characteristics for any given application. The section “COMPO- NENT SELECTION” explains how to select components for a chosen bandwidth. ...
Page 12
... Figure 5. AD2S80A Phase Plot OUTPUT POSITION Figure 6. AD2S80A Small Step Response The small signal step response is shown in Figure 6. The time from the step to the first peak is t the step until the converter is settled to 1 LSB. The times t t are given approximately by 2 where R = resolution, i ...
Page 13
... This signal can be used to stabilize servo loops or in the place of a velocity transducer. Al- though the conversion loop of the AD2S80A includes a digital section there is an additional analog feedback loop around the velocity signal. This ensures against flicker in the digital posi- tional output in both dynamic and static states ...
Page 14
... R1 R2 RESOLVER TYPICAL CIRCUIT CONFIGURATION Figure 8 shows a typical circuit configuration for the AD2S80A in a 12-bit resolution mode. Values of the external components have been chosen for a reference frequency of 5 kHz and a maximum tracking rate of 260 rps with a bandwidth of 520 Hz. Placing the values for R4, R6, C4 and C5 in the equation for K gives a value of 2 ...
Page 15
... ENABLE DATA OUTPUT LSB Figure 8. Typical Circuit Configuration 10M 1M 100k 10k –15– AD2S80A VELOCITY O/P 1.5 6 110 k 180k 100nF 470pF 68 –12V 0V 100nF +5V –40 – 100 TEMPERATURE – C Figure 10. AD2S80A MTBF Curve 120 ...
Page 16
... AC ERROR output as SIN t sin ( – the DEMOD output as sin ( – use the AD2S80A in this mode refer to the “Control Trans- former” application note. Dynamic Switching In applications where the user requires wide band response from ...