SPCA718A Sunplus, SPCA718A Datasheet
SPCA718A
Available stocks
Related parts for SPCA718A
SPCA718A Summary of contents
Page 1
... Contact SUNPLUS TECHNOLOGY CO. to obtain the latest version of device specifications before placing your order. No responsibility is assumed by SUNPLUS TECHNOLOGY CO. for any infringement of patent or other rights of third parties which may result from its use. In addition, SUNPLUS products are not authorized for use as critical components in life support devices/ systems or aviation devices/systems, where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user, without the express written approval of Sunplus ...
Page 2
... RCHITECTURE OR AME ND DUCATION ....................................................................................................................... 5 YSTEM ND UDIO LOCKS UPPORT IGH ESOLUTION TILL ICTURE ............................................................................................................................................................ SPCA718A P D ................................................... 5 ROGRAM EVELOPMENT D ..................................................................... 5 ECODING Preliminary Version: 0 PAGE MAR. 11, 2002 ...
Page 3
... ELECTRICAL SPECIFICATIONS..........................................................................................................................................................22 6. ..................................................................................................................................................................22 PERATING ONDITIONS 7. PACKAGE/PAD LOCATIONS ...............................................................................................................................................................23 7. ACKAGE UTLINE IMENSIONS 8. DISCLAIMER ........................................................................................................................................................................................24 9. REVISION HISTORY .............................................................................................................................................................................25 www.DataSheet4U.com © Sunplus Technology Co., Ltd. Proprietary & Confidential ....................................................................................................................................................... SPCA718A MAR. 11, 2002 Preliminary Version: 0.1 ...
Page 4
... Karaoke. The SPCA718A also includes a flexible programmable interface and allows the application engineer to further expand SVCD functionality. With this interface, the system developer can greatly expand SVCD system capability. The SPCA718A is designed to connect to standard TV encoder, audio DAC(s), and CD-DSP without glue logic. Syn/EDO ROM ...
Page 5
... ZoomPro: Programmable video Zoom-in/out 5.) ImagePro: Programmable digital image processing 2.12. Component Features 1.) Supply voltage: 2.5 volts (kernel), 3.3 volts (I/O) 2.) I/O interface: 5 volts tolerance 3.) Package: 128/160-pin QFP at 352x240x30 fps SPCA718A MAR. 11, 2002 Preliminary Version: 0.1 ...
Page 6
... Proprietary & Confidential audio decoder 32bit RISC processor Audio output processor IO processor CD/host input buffer STC Timers MPEG2 video decoder On-screen- DMA display manager module Figure 3-1 SPCA718A Block Diagram SPCA718A ROM/flash/ SRAM controller GPIO controller UART EPP OGT ...
Page 7
... DD4 120 DD5 121 DD6 122 DD7 123 124 DD15 125 DD14 126 DD13 GPIOA7 127 128 GND www.DataSheet4U.com © Sunplus Technology Co., Ltd. Proprietary & Confidential SPCA718 Figure 4-1 SPCA718A Pin Map ...
Page 8
... BIST_MODE_B CLKI PLL_RESISTOR CLKIO SDRAM_CLK RESET_B IR_IN VFD_CLK SPCA718A VFD_STB (128 pin) VFD_DATA AU_XCK ROM_DATA[7:0] AU_BCK GPIOA0(ROM_ADDR21) AU_LRCK AU_DATA GPIOG1(VSYNC_IN) GPIOG0(HSYNC_IN) DATA_TV[7:0] Figure 4-2 SPCA718A Signal Group Map SPCA718A RAS0_B RAS1_B WE_B BA0 DRAM Interface BA1 ...
Page 9
... ADC Interface Direction O Reference voltage for ADC I Negative input of ADC O Microphone amplifier output PLL Interface Direction I External resistor for PLL circuit SPCA718A Description Description Description Description Description MAR. 11, 2002 Preliminary Version: 0 ...
Page 10
... RAS1_B BA1 GPIO_SEL[2] 1’b0 1’b1 DQM0 GPIO_SEL[3] 1’b0 1’b1 DQM1 GPIO_SEL[2] 1’b0 1’b1 BA0 SPCA718A Description Description Description 1 CK_SEL = 2’b11 TEST_MODE = 2’b11 2’b01 81 MHz 2’b01 BIST Test BIST_MODE 2’b11 NC ADC_S[0](I) BIST_MODE ADC_S[1](I) BIST_MODE ADC_S[2](I) BIST_MODE ADC_PWAD(I) Preliminary Version: 0.1 ...
Page 11
... NC GPIO_SEL[14] 1’b0 1’b1 GPIOA[15] GPIO_SEL[15] 1’b0 1’b1 GPIOA[16] GPIOA[17] GPIO_SEL_AUX[0] 1’b0 1’b1 UA_TXD UA_RXD GPIO_SEL_AUX[1] 1’b0 1’b1 UA_RTS_B UA_CTS_B SPCA718A BIST_MODE 2’b11 DA[9] ADC_MCLK(I) DA[10] ADC_FS(I) DA[11] ADC_SPGA(I) BIST_MODE NC BIST_MODE BIST_FAIL BIST_MODE NC BIST_MODE ADC_D[0](O) BIST_MODE ADC_D[1](O) BIST_MODE 2’b11 NC ADC_D[2](O) BIST_MODE ADC_D[3](O) BIST_MODE ...
Page 12
... GPIO_SEL_AUX[4] 1’b1 DATA_TV7 DATA_TV6 DATA_TV5 DATA_TV4 DATA_TV3 DATA_TV2 DATA_TV1 DATA_TV0 GPIO_SEL_AUX[5] 1’b0 GPIOA[38] GPIO_SEL_AUX[6] 1’b0 GPIOA[39] GPIO_SEL_AUX[11:10] 2’b01 GPIOA[14] Select SPCA718A BIST_MODE ADC_D[12](O) ADC_D[13](O) ADC_D[14](O) SPT_IN(I) BIST_MODE NC NC BIST_MODE SPT_OA(O) SPT_OB(O) SPT_OC(O) SPT_OSC( 1’b1 CLK27_OUT 1’b1 PAL_NTSC 2’b10 GPIOA[13] 1’ ...
Page 13
... A decoding system, including all of the synchronized decoders and the source of the coded data, must have exactly one independent time master. The SPCA718A chip allows the microcode to use either the DSM or Audio block as the time master. master selection is implied by how the STC is updated. ...
Page 14
... OSD source Figure 5-1 Video Processor Output Mixer 5.3.1. Video processor interface The SPCA718A can support the ITU-R 601 or 656 standard TV encoder interface. The I/O interface of the video processor is defined below: HSYNC Horizontal sync Horizontal sync signal inputted from the TV encoder. ...
Page 15
... It can be either times the sampling clock. AU_XCK External audio clock When the SPCA718A is programmed for external audio clock mode, the audio clock will come from this signal. programmed for internal audio clock, this signal will reflect the internal audio clock. ...
Page 16
... AU_DATA 5.7. Dram Interface The DRAM interface is used by the SPCA718A to access DRAM for all required functions in the system including bit stream storage after parsing, reading bit stream into the Video Decoder hardware, Video Decoder reference read and reconstructed write, Video Processor display data read, OSD data store and read, etc ...
Page 17
... DRAM memory map Figure 10-4 shows the DRAM memory map of the SPCA718A. The memory is partitioned into several regions. These regions are as follows: 1.) System buffer 2.) IOP buffer 3.) Audio work buffer 4.) Audio echo buffer 5.) OSD Buffer 6.) CD Buffer A programmable pointer points to each region. The RISC can change the content of these pointers via register files. ...
Page 18
... CD_LRCK provides 16-bit word synchronization to the SPCA718A and has several programmable features, such as polarity, delay and pulse mode. CD_BCK The CD_BCK is the CD-Decoder bit clock. The SPCA718A can accept multiple BCK rates. The CD-BCK can be set to multiple rates as in Table 5-1. wait-state ...
Page 19
... BCK, MSB First, Left Channel Low, Data latch timing high Figure 5-14 Timing diagrams of typical CD Input Formats in Table 5-2 19 SPCA718A Right Channel MSB ...
Page 20
... Frame Mode Figure 5-14 Some Common CD Sector Formats SPCA718A User Data 2336 EDC Space 4 8 P-parity 172 Scrambled User Data EDC 2048 4 P-parity 172 Scrambled User Data 2324 Scrambled Preliminary Version: 0 ...
Page 21
... MPEG system layers, low bandwidth MPEG audio and video decoding and assorted miscellaneous functions. If the SPCA718A were used in a low cost system with a simple user interface, additional savings could be accomplished by using the RISC core to perform host micro-controller functions. Thereby Host Action dropping the micro-controller from the bill-of-materials ...
Page 22
... Input Low Voltage Input High Voltage Output Low Voltage Output High Voltage Input Low Current Input High Current Tri-state leakage current Input Capacitance Output Capacitance Bidirectional Capacitance SPCA718A Rating -0.3 to 3.6 -0 -40 to 125 240 (for 5 Sec. Max.) Min. Typ. Max. 3.0 3.3 3.6 4.75 5.0 5. ...
Page 23
... Proprietary & Confidential Min. Nom 18 12.5 - 0.5 0.17 0. 0.05 - 1.35 1. SPCA718A Max. Unit - Millimeter - Millimeter - Millimeter - Millimeter - Millimeter - Millimeter - Millimeter 0.27 Millimeter 1.60 Millimeter 0.15 Millimeter 1.45 Millimeter 0.20 Millimeter - Millimeter MAR. 11, 2002 Preliminary Version: 0 ...
Page 24
... Sunplus Technology Co., Ltd. Proprietary & Confidential Products described herein are intended for use in normal commercial applications SPCA718A MAR. 11, 2002 Preliminary Version: 0.1 ...
Page 25
... REVISION HISTORY Date Revision # MAR. 11, 2002 0.1 Original www.DataSheet4U.com © Sunplus Technology Co., Ltd. Proprietary & Confidential Description SPCA718A Page 25 MAR. 11, 2002 Preliminary Version: 0.1 ...