MT8972B Mitel Networks Corporation, MT8972B Datasheet
![no-image](/images/no-image-200.jpg)
MT8972B
Available stocks
Related parts for MT8972B
MT8972B Summary of contents
Page 1
... MT8972BE MT8972BC MT8971BP MT8972BP Description The MT8971B (DSIC) and MT8972B (DNIC) are multi-function devices capable of providing high speed, full duplex digital transmission up to 160 kbit/s over a twisted wire pair. They use adaptive echo-cancelling techniques and transfer data in (2B+D) format compatible to the ISDN basic rate. ...
Page 2
MT8971B/72B 1 LOUT 2 VBias VRef 3 MS2 4 5 MS1 MS0 6 RegC 7 8 F0/CLD 9 CDSTi/CDi 10 CDSTo/CDo 11 VSS 22 PIN PDIP/CERDIP Pin Description Pin # Name DIP PLCC Line Out. Transmit Signal ...
Page 3
Pin Description (continued) Pin # Name DIP PLCC 17 22 OSC1 Oscillator Input. CMOS Input. D.C. couple signals to this pin. Refer to D.C. Electrical Characteristics for OSC1 input requirements Precan Precanceller Disable. When held to Logic ’1’ ...
Page 4
MT8971B/72B Functional Description The MT8971B/72B is a device which has been designed primarily as an interface for the Integrated Services Digital Network (ISDN). However, it may be used in practically any application that requires high speed data transmission over two ...
Page 5
AAAA AA AAAA AA AAAA AA AA AAAA AA AA AAAA AAAA AAAA AA AAAA AA AAAA AA AAAA AA AAAA AA AAAA AA AAAA AA AA AAAA AA AA AAAA AAAA AAAA AA AA AAAA AA AA AAAA AAAA ...
Page 6
MT8971B/72B In DIGITAL NETWORK (DN) mode, upon entering the DNIC from the DV and CD ports, the B-channel data, D-channel D0 (and D1 for 160 kbit/s), the HK bit of the C-channel (160kbit/s only) and a SYNC bit are combined ...
Page 7
Precan pin high. This mode simplifies the design of external line transceivers used for loop extension applications. The Precan pin features an internal pull-down which allows this unconnected in applications where this function is not required. The resultant signal ...
Page 8
MT8971B/72B CD port, the CDSTi and CDSTo pins are used. The SINGL port option only exists in DN mode. In MOD mode, DUAL port operation must be used and the D, B1 and B2 channel designations no longer exist. The ...
Page 9
DV Port (DSTi/Di, DSTo/Do) The DV port transfers data or PCM encoded voice to and from the line according to the particular mode selected by the mode select pins. The modes affecting the configuration of the DV port are MOD ...
Page 10
MT8971B/72B The C-channel is used for transferring control and status information between the DNIC and the system. The Control and Diagnostics Registers are accessed through the C-channel. They contain information to control the DNIC and carry out the diagnostics as ...
Page 11
C-Channel Internal Control (Bit 0-7) Register XXX01111 00000000 XXX11111 00010000 Notes: Default Mode 1 can also be selected by tying CDSTi/CDi pin low when DNIC is operating in dual mode. Default Mode 2 can also be selected by tying CDSTi/CDi ...
Page 12
... Future Functionality. These bits return Logic 1 when read This bit provides a hardware identifier for the DNIC revision. The MT8972B will return a logic “0” for this bit. (Logic “1” returned for MT8972A.) There are some major reasons for using a biphase line code ...
Page 13
Bits Bit 7 Bit Data ...
Page 14
MT8971B/72B Applications Typical connection diagrams are shown in Figures 13 and 14 for the DN mode as a MASTER and SLAVE, respectively connected to the OUT coupling transformer through a resistor R2 and capacitors C2 and C2’ to ...
Page 15
Absolute Maximum Ratings Parameter 1 Supply Voltage 2 Voltage on any pin (other than supply) 3 Current on any pin (other than supply) 4 Storage Temperature 5 Package Power Dissipation (Derate 16mW/°C above 75°C) ** Exceeding these values may cause ...
Page 16
MT8971B/72B AC Electrical Characteristics Characteristics 1 Input Voltage 2 Input Current 3 Input Impedance Crystal/Clock Frequency P 5 Crystal/Clock Tolerance Crystal/Clock Duty Cycle S 6b Crystal/Clock Duty Cycle 7 Crystal/Clock Loading 8 Output Capacitance ...
Page 17
C4 0.8V 2.0V F0 0.8V Figure Clock & Frame Pulse Alignment for ST-BUS Streams in DN Mode 2.0V C4 0.8V 3.0V OSC1 2.0V Figure 17 - Frequency Locking for the C4 and OSC1 Clocks in MAS/DN ...
Page 18
... Allowable Attenuation for Bit Error -6 Rate of 10 (Note 1) 2 Line Length at 80 kbit/s -24 AWG -26 AWG 3 Line Length at 160 kbit/s -24 AWG -26 AWG Performance Characteristics of the MT8972B DNIC Characteristics 1 Allowable Attenuation for Bit Error -6 Rate of 10 (Note 1) 2 Line Length at 80 kbit/s -24 AWG -26 AWG ...
Page 19
Tx Bit Stream 2.4V TCK 0.4V 2.0V Di CDI 0.8V 2.4V CDo 0.4V Rx Bit Stream t RD RCK 2.4V Do 0.4V Figure 20 - Data Timing For Master Modem Mode Bit Cell Bit ...
Page 20
MT8971B/72B 2.4V TCK 0.4V 2.0V Di CDI 0.8V 2.4V CDo 0.4V RCK 2.4V Do 0.4V Figure 21 - Data Timing for Slave Modem Mode 9-126 ¼ ...