MC10ELT22 ON Semiconductor, MC10ELT22 Datasheet
MC10ELT22
Available stocks
Related parts for MC10ELT22
MC10ELT22 Summary of contents
Page 1
... MC10ELT22, MC100ELT22 5.0 V Dual TTL to Differential PECL Translator The MC10ELT/100ELT22 is a dual TTL to differential PECL translator. Because PECL (Positive ECL) levels are used only +5 V and ground are required. The small outline 8-lead package and the low skew, dual gate design of the ELT22 makes it ideal for applications which require the translation of a clock and a data signal ...
Page 2
PECL TTL Figure 1. Logic Diagram and Pinout Assignment Table 2. ATTRIBUTES Characteristics Internal Input Pulldown Resistor Internal Input Pullup Resistor ESD Protection Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1) ...
Page 3
Table 3. MAXIMUM RATINGS Symbol Parameter V Positive Power Supply CC V Input Voltage IN I Output Current out T Operating Temperature Range A T Storage Temperature Range stg Thermal Resistance (Junction−to−Ambient Thermal Resistance (Junction−to−Case ...
Page 4
Table 6. TTL INPUT DC CHARACTERISTICS Symbol Characteristic I Input HIGH Current IH I Input HIGH Current IHH I Input LOW Current IL V Input Clamp Diode Voltage IK V Input HIGH Voltage IH V Input LOW Voltage IL NOTE: ...
Page 5
... Device Q Figure 2. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D − Termination of ECL Logic Devices.) ORDERING INFORMATION Device MC10ELT22D MC10ELT22DG MC10ELT22DR2 MC10ELT22DR2G MC10ELT22DT MC10ELT22DTG MC10ELT22DTR2 MC10ELT22DTR2G MC100ELT22D MC100ELT22DG MC100ELT22DR2 MC100ELT22DR2G MC100ELT22DT MC100ELT22DTG MC100ELT22DTR2 MC100ELT22DTR2G †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D ...
Page 6
Resource Reference of Application Notes AN1405/D − ECL Clock Distribution Techniques AN1406/D − Designing with PECL (ECL at +5.0 V) AN1503/D − ECLinPSt I/O SPiCE Modeling Kit AN1504/D − Metastability and the ECLinPS Family AN1568/D − Interfacing Between LVDS and ...
Page 7
... C SEATING PLANE −Z− 0.25 (0.010 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. PACKAGE DIMENSIONS SOIC−8 NB CASE 751−07 ISSUE 0.10 (0.004) ...
Page 8
... B 2.90 3.10 0.114 0.122 C 0.80 1.10 0.031 0.043 D 0.05 0.15 0.002 0.006 −W− F 0.40 0.70 0.016 0.028 G 0.65 BSC 0.026 BSC K 0.25 0.40 0.010 0.016 L 4.90 BSC 0.193 BSC Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative MC10ELT22/D ...