DS3994 Maxim Integrated Products, DS3994 Datasheet - Page 4

no-image

DS3994

Manufacturer Part Number
DS3994
Description
4-Channel Cold Cathode Fluorescent Lamp Controller
Manufacturer
Maxim Integrated Products
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS3994
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS3994Z+
Manufacturer:
DALLAS
Quantity:
20 000
www.DataSheet4U.com
DataSheet
4
4-Channel Cold-Cathode
Fluorescent Lamp Controller
I
(V
NONVOLATILE MEMORY CHARACTERISTICS
(V
Note 1: All voltages are referenced to ground, unless otherwise noted. Currents into the IC are positive, out of the IC negative.
Note 2: During fault conditions, the AC-coupled feedback values are allowed to be outside the Absolute Maximum Rating of the
Note 3: Voltage including the DC offset, V DCB .
Note 4: This is the minimum pulse width guaranteed to generate an output burst, which will generate the DS3994’s minimum burst
Note 5: This is the maximum lamp frequency duty cycle that will be generated at any of the GAn or GBn outputs.
Note 6: I
Note 7: After this period, the first clock pulse can be generated.
Note 8: C B —total capacitance allowed on one bus line in picofarads.
Note 9: EEPROM write begins after a stop condition occurs.
Note 10: Guaranteed by design.
4
2
SCL Clock Frequency
Bus Free Time Between Stop and
Start Conditions
Hold Time (Repeated) Start
Condition
Low Period of SCL
High Period of SCL
Data Hold Time
Data Setup Time
Start Setup Time
SDA and SCL Rise Time
SDA and SCL Fall Time
Stop Setup Time
SDA and SCL Capacitive
Loading
EEPROM Write Time
EEPROM Write Cycles
U
CC
CC
C AC ELECTRICAL CHARACTERISTICS (See Figure 10)
.com
_____________________________________________________________________
= +4.5V to +5.5V, timing referenced to V
= +4.5V to +5.5V)
LCM or OVD pin for up to 1 second.
duty cycle. This duty cycle may be greater than the duty cycle of the PSYNC input. Once the duty cycle of the PSYNC input
is greater than the DS3994’s minimum duty cycle, the output’s duty cycle will track the PSYNC’s duty cycle. Leaving
PSYNC low (0% duty cycle) disables the GAn and GBn outputs in DPWM Slave mode.
dard-mode timing.
2
PARAMETER
PARAMETER
C interface timing shown is for fast-mode (400kHz) operation. This device is also backward compatible with I
SYMBOL
SYMBOL
t
t
t
t
t
HD:DAT
HD:STA
SU:DAT
SU:STA
SU:STO
t
t
t
f
HIGH
LOW
SCL
BUF
C
t
t
t
W
R
F
B
IL(MAX)
(Note 6)
(Note 7)
(Note 8)
(Note 8)
(Note 8)
(Note 9)
+70°C (Note 10)
and V
IH(MIN)
CONDITIONS
CONDITIONS
, T
A
= -40°C to +85°C.)
50,000
0.1C
0.1C
20 +
20 +
MIN
MIN
100
1.3
0.6
1.3
0.6
0.6
0.6
0
0
B
B
TYP
TYP
20
MAX
MAX
400
300
300
400
0.9
30
2
UNITS
UNITS
Cycles
C stan-
kHz
ms
pF
µs
µs
µs
µs
µs
ns
µs
ns
ns
µs

Related parts for DS3994