SDA2546-5 Siemens Semiconductor, SDA2546-5 Datasheet

no-image

SDA2546-5

Manufacturer Part Number
SDA2546-5
Description
Nonvolatile Memory 4-Kbit E2PROM
Manufacturer
Siemens Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SDA2546-5
Manufacturer:
SIEMENS
Quantity:
15 749
www.DataSheet4U.com
Nonvolatile Memory 4-Kbit E
with I
Preliminary Data
Features
Type
SDA 2546-5
Circuit Description
I
The I
It consists of a data line SDA and a clock line SCL. The data line requires an external pull-up resistor
to
The possible operational states of the I
lines SDA and SCL are high, i.e. the output states are disabled. As long as SCL remains "1",
information changes on the data bus indicate the start or the end of a data transfer between two
components. The transition on SDA from "1" to "0" is a start condition, the transition from "0" to "1"
a stop condition. During a data transfer the information on the data bus will only change when the
clock line SCL is "0". The information on SDA is valid as long as SCL is "1".
In conjunction with an I
(slave receiver/listener, or slave transmitter/talker). Between the falling edge of the eighth
transmission pulse and a ninth acknowledge clock pulse, the device sets the SDA-line to low as a
reception confirmation, if the chip select conditions have been met. During the output of data, the
data output of the memory becomes high, during the ninth clock pulse (acknowledge master).
The signal timing required for the operation of the I
Semiconductor Group
2
C Bus Interface
V
Word-organized reprogrammable nonvolatile memory
in n-channel floating-gate technology (E
512
Supply voltage 5 V
Serial 2-line bus for data input and output (I
Reprogramming mode, 10 ms erase/write cycle
Reprogramming by means of on-chip control (without
external control)
The end of the programming cycle can be checked
Data retention in excess of 10 years
More than 10
CC
2
C Bus is a bidirectional 2-line bus for the transfer of data between various integrated circuits.
(open drain output stages).
2
C Bus Interface
8-bit organization
4
reprogramming cycles per address
2
C Bus system, the device can operate as a receiver, and as a transmitter
Ordering Code
Q67100-H5096
2
PROM
2
C Bus are shown in figure 1. In the quiescent state, both
2
PROM)
2
C Bus)
29
2
C Bus is summarized in figure 2.
Package
P-DIP-8-1
P-DIP-8-1
SDA 2546-5
MOS IC
07.94

Related parts for SDA2546-5

SDA2546-5 Summary of contents

Page 1

Nonvolatile Memory 4-Kbit E 2 with I C Bus Interface Preliminary Data Features Word-organized reprogrammable nonvolatile memory in n-channel floating-gate technology (E 512 8-bit organization Supply voltage 5 V Serial 2-line bus for data input and output (I Reprogramming ...

Page 2

Control Functions of the I The device is controlled by the controller (master) via I and reprogramming cycle, including erase and write to a memory address. In both operating modes, the controller, as transmitter, has to provide 3 bytes to ...

Page 3

Memory Reprogramming The reprogramming cycle of a memory word comprises an erase and a subsequent write process. During erase, all eight bits of the selected word are set into "1" state. During the write process, "0" states are generated according ...

Page 4

Pin Configuration (top view) Pin Definitions and Functions Pin No. Symbol TP1 4 TP2 5 SDA 6 SCL 7 TP3 Semiconductor Group Function Ground Chip select ...

Page 5

Block Diagram Semiconductor Group 33 SDA 2546-5 ...

Page 6

Absolute Maximum Ratings Parameter Supply voltage Input voltage Power dissipation Storage temperature Thermal resistance (system-air) Junction temperature Operating Range Supply voltage Ambient temperature Semiconductor Group Symbol Limit Values min. V – 0 – 0 ...

Page 7

Characteristics ˚C A Parameter Supply voltage Supply current Inputs Input voltages SDA/SCL Input voltages SDA/SCL Input currents SDA/SCL Outputs Output current SDA Leakage current SDA Inputs Input voltages CS/TP1/TP2 Input voltages CS/TP1/TP2 Input currents CS/TP1/TP2 Clock frequency ...

Page 8

Test Circuit Application Circuit Semiconductor Group 36 SDA 2546-5 ...

Page 9

Diagrams Figure 1 Operational States of the I Figure 2 Timing Conditions for the I Semiconductor Group 2 C Bus 2 C Bus (high-speed mode) 37 SDA 2546-5 ...

Page 10

Timing Conditions Parameter Minimum time the bus must be free before a new transmission can start Start condition hold time Clock low period Clock high period Start condition set-up time, only valid for repeated start code Data set-up time Rise ...

Page 11

Figure 3 Programming Control word input ST CS Figure 4 Read Control word input read a) complete (with word address input shortened: Bit 0 … 8 the last adapted word address keep unchanged ...

Page 12

Control Word Table Clock No. 1 CS Control Word Input Key CS/E Chip select for data input into memory (with the word-address-bit A8) CS/A Chip select for data output out of ...

Related keywords