SDA5648 Siemens, SDA5648 Datasheet

no-image

SDA5648

Manufacturer Part Number
SDA5648
Description
Decoder for Program Delivery Control and Video Program System PDC / VPS Decoder
Manufacturer
Siemens
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SDA5648
Manufacturer:
SIEMENS
Quantity:
7 706
Part Number:
SDA5648X
Manufacturer:
INFINEON
Quantity:
69
Part Number:
SDA5648X
Manufacturer:
SIEMENS
Quantity:
1 395
Part Number:
SDA5648X
Manufacturer:
SMD
Quantity:
1 396
Part Number:
SDA5648X
Manufacturer:
SIEMENS/西门子
Quantity:
20 000
Decoder for Program Delivery
Control and Video Program System
PDC / VPS Decoder
Features
Type
SDA 5648
SDA 5648X
Functional Description
The CMOS circuit SDA 5648 is intended for use in video cassette recorders to retrieve control data
of the PDC system from the data lines broadcast during the vertical blanking interval of a standard
video signal.
The SDA 5648 is devised to handle PDC data transported either in Broadcast Data Service Packet
(BDSP) 8/30 format 2 (bytes no. 13 through 25) of CCIR teletext system B or in the dedicated data
line no. 16 in the case of VPS.
Furthermore it is able to receive the Unified Date and Time (UDT) information transmitted in bytes
no. 15 through 21 of packet 8/30 format 1.
Semiconductor Group
Single-chip receiver for PDC data, broadcast either
– in Broadcast Data Service Packet (BDSP) 8/30/2
– in dedicated line no. 16 of the vertical blanking interval
Reception of Unified Date and Time (UDT) broadcast in
BDSP 8/30/1
Low external components count
On-chip data and sync slicer
I
microcontroller
Selection of PDC/VPS operating mode software controlled
by I
Pin and software compatible to VPS Decoder SDA 5642
Supply voltage: 5 V
Video input signal level: 0.7 Vpp to 1.4 Vpp
Technology: CMOS
Package: P-DIP-14-3 and P-DSO-20-1
Operating temperature range: 0 to 70 C
2
C-Bus interface for communication with external
according to CCIR teletext system B, or
(VPS)
2
C-Bus register
10 %
Ordering Code
Q67000-A5186
Q67006-A5198
21
Package
P-DIP-14-3
P-DSO-20-1 Tape & Reel
P-DIP-14-3
P-DSO-20-1
SDA 5648X
SDA 5648
CMOS IC
12.94

Related parts for SDA5648

SDA5648 Summary of contents

Page 1

Decoder for Program Delivery Control and Video Program System PDC / VPS Decoder Features Single-chip receiver for PDC data, broadcast either – in Broadcast Data Service Packet (BDSP) 8/30/2 according to CCIR teletext system B, or – in dedicated line ...

Page 2

Pin Configuration (top view) Operating mode (PDC/VPS) is selected by a control register which can be written to via the I interface. Semiconductor Group P-DIP-14-3 P-DSO-20-1 22 SDA 5648 SDA 5648X 2 C-Bus ...

Page 3

Pin Definitions and Functions Pin No. Pin No. Symbol P-DIP-14-3 P-DSO-20 N. SCL 3 5 SDA 4 6 CS0 5 7 VCS 8 N. DAVN 7 10 EHB 8 ...

Page 4

Block Diagram Semiconductor Group 24 SDA 5648 SDA 5648X ...

Page 5

Circuit Description Referring to the functional block diagram of the PDC / VPS decoder, the composite video signal with negative going sync pulses is coupled to the pin CVBS through a capacitor which is used for clamping the bottom of ...

Page 6

I C-Bus General Information The I 2 C-Bus interface implemented on the PDC decoder is a slave transmitter/receiver, i.e., both reading from and writing to the PDC / VPS decoder is possible. The clock line SCL is controlled only ...

Page 7

Control Register Bit Number 7 T4 Default: All bits are set power-up. Bit 0: Determines, which kind of data is accessed via the I 0 BDSP 8/ 30/ 2 data accessible Bit 1: Determines the operating mode. ...

Page 8

Data Transfer (Read Mode) Step1 : To start a data transfer the master generates a Start Condition on the bus by pulling the SDA line low while the SCL line is held high. The byte address counter in the decoder ...

Page 9

Order of Data Output on the I 2 C-Bus I Byte 1 bit Byte 2 bit Byte 3 bit ...

Page 10

Order of Data Output on the I (cont’d) 2 C-Bus I Format 1 Byte 5 bit 7 byte Byte 6 bit 7 byte Byte ...

Page 11

Description of DAVN and EHB Outputs DAVN (Data Valid active low) EHB (First Field active high) Signal Output DAVN H/L-transition (set low) L/H-transition (set high) always set high EHB L/H-transition H/L-transition In test mode (i. high), both DAVN ...

Page 12

Electrical Characteristics Absolute Maximum Ratings Parameter Ambient temperature Storage temperature Total power dissipation Power dissipation per output Input voltage Supply voltage Thermal resistance Operating Range Supply voltage Supply current Ambient temperature range Characteristics T = ...

Page 13

Characteristics (cont’ Parameter Input Signals CVBS (pos. Video, neg. Sync) Video input signal level Synchron signal amplitude Data amplitude Coupling capacitor H-input current L-input current Source impedance Leakage resistance at coupling capacitor Output Signals DAVN, ...

Page 14

I 2 C-Bus Timing Parameter Clock frequency Inactive time prior to new transmission start-up Hold time during start condition Low-period of clock High-period of clock Set-up time for data Rise time for SDA and SCL signal Fall time for SDA ...

Page 15

PDC/VPS-Receiver Application Circuit Semiconductor Group 35 SDA 5648 SDA 5648X ...

Page 16

C-Bus Signals During Write Operations I Semiconductor Group 36 SDA 5648 SDA 5648X ...

Page 17

C-Bus Signals During Read Operations I Semiconductor Group 37 SDA 5648 SDA 5648X ...

Page 18

Semiconductor Group 38 SDA 5648 SDA 5648X ...

Page 19

Position of Teletext and VPS Data Lines within the Vertical Blanking Interval (shown for first field) Definition of Voltage Levels for VPS Data Line Semiconductor Group 39 SDA 5648 SDA 5648X ...

Page 20

BDSP 8/30 Format 1 Bit Allocation Byte No. Bit No Weight 2 – – MJD Digit 16 Weight MJD Digit Weight MJD Digit 0 Weight ...

Page 21

Structure of the Teletext Data Packet 8/30 Format 2 Semiconductor Group 41 SDA 5648 SDA 5648X ...

Page 22

BDSP 8/30 Format 2 Bit Allocation The four message bits of byte 13 are used as follows: byte 13 bit 0 – LCI b ) label channel identifier 1 1 – LCI – LUF label update ...

Page 23

Data Format of the Program Delivery Data in the Dedicated TV Line ....... ....... ...... ...... Not relevant to PDC ...... Reserved for enhancement of VPS ...... ...... Not relevant to PDC Semiconductor Group 43 SDA 5648 SDA 5648X ...

Related keywords