P602-04SC PhaseLink Corp., P602-04SC Datasheet

no-image

P602-04SC

Manufacturer Part Number
P602-04SC
Description
Low Phase Noise Cmos Xo 96mhz To 200mhz
Manufacturer
PhaseLink Corp.
Datasheet
FEATURES
DESCRIPTION
The PLL602-04 is a low cost, high performance and
low phase noise XO, providing less than -125 dBc at
10kHz offset in the 96MHz to 200MHz operating
range. The very low jitter (4ps RMS period jitter)
makes this chip ideal for 155.52MHz SONET and
SDH applications, and for 125MHz and 106.25MHz
applications. Input crystal can range from 12 to
25MHz (fundamental resonant mode).
BLOCK DIAGRAM
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 09/03/04 Page 1
Low phase noise XO for the 96MHz to 200MHz
range (-125 dBc at 10kHz offset).
12 to 25MHz crystal input.
Integrated crystal load capacitor: no external
load capacitor required.
Low jitter (RMS): 4ps period jitter (1 sigma).
Selectable High Drive (30mA) or Standard Drive
(10mA) output.
3.3V operation.
Available in 8-Pin TSSOP or SOIC.
XOUT
XIN
Reference
Divider
XTAL
OSC
Comparator
Divider
Phase
VCO
Low Phase Noise CMOS XO (96MHz to 200MHz)
Charge
Pump
PIN CONFIGURATION
OUTPUT RANGE
MULTIPLIER
Loop
Filter
x8
VDD
CLK
OE^
XIN
Note: ^ denotes internal pull up
VCO
OE
1
2
3
4
FREQUENCY
96 - 200MHz
RANGE
8
7
6
5
PLL602-04
GND
N/C
XOUT
GND
CLK
OUTPUT
BUFFER
CMOS

Related parts for P602-04SC

P602-04SC Summary of contents

Page 1

FEATURES • Low phase noise XO for the 96MHz to 200MHz range (-125 dBc at 10kHz offset). • 25MHz crystal input. • Integrated crystal load capacitor: no external load capacitor required. • Low jitter (RMS): 4ps period jitter ...

Page 2

PIN DESCRIPTIONS Name Number CLK 1 VDD XIN 4 XOUT 5 N/C 6 GND 7, 8 ELECTRICAL SPECIFICATIONS 1. Absolute Maximum Ratings PARAMETERS Supply Voltage Input Voltage, dc Output Voltage, dc Storage Temperature Ambient Operating Temperature* Junction ...

Page 3

AC Specification PARAMETERS Input Crystal Frequency Output Clock Rise/Fall Time (Standard Drive) Output Clock Rise/Fall Time (High Drive) Output Clock Duty Cycle 4. Jitter and Phase Noise Specification PARAMETERS RMS Period Jitter (1 sigma – 1000 samples) Phase Noise ...

Page 4

... Low Phase Noise CMOS XO (96MHz to 200MHz) 47745 Fremont Blvd., Fremont, CA 94538, USA Tel: (510) 492-0990 Fax: (510) 492-0991 PART NUMBER PLL602-04 ( Marking P602-04OC P602-04OC P602-04HOC P602-04HOC P602-04SC P602-04SC P602-04HSC P602-04HSC PLL602-04 TEMPERATURE C=COMMERCIAL I=INDUSTRAL PACKAGE TYPE S=SOIC, O=TSSOP Package Option TSSOP - Tape and Reel TSSOP – ...

Related keywords