GS1535B Gennum Corporation, GS1535B Datasheet
GS1535B
Related parts for GS1535B
GS1535B Summary of contents
Page 1
... An LVPECL compliant output interfaces seamlessly to the GS1528A/9068A Cable Driver. The GS1535B/9065B can operate in either auto or manual rate selection mode. In Auto mode the device will automatically detect and lock onto incoming SMPTE SDI data signals at any supported rate. For single rate data systems, the GS1535B/9065B can be configured to operate in Manual mode ...
Page 2
... PHASE FREQUENCY DETECTOR D A DDI PHASE DETECTOR M DDI DIVIDE BY DDI 3 152, 160 DDI_SEL[1:0] SS[2:0] ASI/177 GS1535B / GS9065B Preliminary Data Sheet XTAL LF+ LF- KBB OUT- BUFFER CHARGE M PUMP U X CONTROL LOGIC AUTO/MAN SD/HD LD GS1535B Functional Block Diagram XTAL LF+ LF- KBB OUT- BUFFER ...
Page 3
... GS1535B / GS9065B Preliminary Data Sheet Contents Features ........................................................................................................................1 Applications...................................................................................................................1 Description ....................................................................................................................1 1. Pin Out ......................................................................................................................4 1.1 GS1535B Pin Assignment ..............................................................................4 1.2 GS9065B Pin Assignment ..............................................................................5 1.3 GS1535B / GS9065B Pin Descriptions ...........................................................6 2. Electrical Characteristics ...........................................................................................9 2.1 Absolute Maximum Ratings ............................................................................9 2.2 DC Electrical Characteristics ..........................................................................9 2.3 AC Electrical Characteristics .........................................................................10 2.4 Solder Reflow Profiles ...................................................................................12 3. Input / Output Circuits .............................................................................................13 4. Detailed Description ................................................................................................17 4 ...
Page 4
... Pin Out 1.1 GS1535B Pin Assignment GS1535B / GS9065B Preliminary Data Sheet DDI0 1 DDI0_VTT 2 DDI0 3 4 GND 5 DDI1 DDI1_VTT 6 DDI1 7 GND 8 DDI2 9 DDI2_VTT DDI2 1 2 GND 1 3 DDI3 DDI3_VTT DDI3 GND ...
Page 5
... GS9065B Pin Assignment GS1535B / GS9065B Preliminary Data Sheet DDI0 DDI0_VTT 2 DDI0 3 GND 4 DDI1 5 DDI1_VTT 6 DDI1 7 8 GND 9 DDI2 1 0 DDI2_VTT 1 1 DDI2 GND 1 2 DDI3 1 3 DDI3_VTT DDI3 1 6 GND ...
Page 6
... GS1535B / GS9065B Pin Descriptions Table 1-1: GS1535B / GS9065B Pin Descriptions Pin Number Name 1, 3 DDI0, DDI0 2 DDI0_VTT 4, 8, 12,16, 32, GND 37, 43, 49 DDI1,DDI1 6 DDI1_VTT 9, 11 DDI2, DDI2 10 DDI2_VTT 13, 15 DDI3, DDI3 14 DDI3_VTT 17, 18 DDI_SEL[1:0] 19 BYPASS 20 AUTOBYPASS 21 AUTO/MAN 22 VCC_VCO 23 VEE_VCO GS1535B / GS9065B Preliminary Data Sheet ...
Page 7
... Only applies to the GS1535B. For the GS9065B, when AUTO/MAN is LOW, the pin settings SS[0:2] = 101 will be ignored by the device. Logic Input When set HIGH, the device disables the 177Mb/s data rate in the data rate detection circuit. This prevents a false lock to 177Mb/s when using DVB-ASI. ...
Page 8
... Table 1-1: GS1535B / GS9065B Pin Descriptions (Continued) Pin Number Name 43 GND_DRV 44, 46 DDO, DDO 45 DDO_VTT 47 VCC_DDO 48 VEE_DDO 50, 51 XTAL_OUT+, XTAL_OUT- 52, 53 XTAL+, XTAL RSVD 60 VEE_CP 61 VCC_CP 62, 63 LF+, LF- GS1535B / GS9065B Preliminary Data Sheet Type Description Passive Recommended connect to GND. Output Differential Serial Digital Outputs. ...
Page 9
... ASI/177, DDO_MUTE Logic Outputs SD/HD, LD, and LOS Bi-Directional Pins (Manual Mode) SS[2:0], AUTO/MAN = 0 Bi-Directional Pins (Auto Mode) SS[2:0], AUTO/MAN = 1 XTAL_OUT+, XTAL_OUT- Serial Input Voltage GS1535B / GS9065B Preliminary Data Sheet Parameter Supply Voltage Input ESD Voltage Storage Temperature Range Input Voltage Operating Temperature Range Symbol Conditions ...
Page 10
... SLOCK Synchronous Serial Output Rise/Fall Time t rDDO (20% - 80%) t fDDO Serial Input Swing V SID V Serial Output Swing OD GS1535B / GS9065B Preliminary Data Sheet Symbol Conditions Min – Common Mode Conditions GS1535B GS9065B Worst case modulation (e.g. square wave modulation) 143, 270, 360, 1485 Mb/s – ...
Page 11
... QA sample test. 5. Calculated result based on Level Not tested. Guaranteed by design simulations. 7. Not tested. Based on characterization of nominal parts. 8. Not tested. Based on existing design/characterization data of similar product. 9. Indirect test. GS1535B / GS9065B Preliminary Data Sheet Conditions 143 Mb/s 177 Mb/s 270 Mb/s 360 Mb/s 540 Mb/s ...
Page 12
... Solder Reflow Profiles GS1535B / GS9065B Preliminary Data Sheet The device is manufactured with Matte-Sn terminations and is compatible with both standard eutectic and Pb-free solder reflow profiles. MSL qualification was performed using the maximum Pb-free reflow profile shown in recommended standard Pb reflow profile is shown in Temperature 260˚ ...
Page 13
... Input / Output Circuits GS1535B / GS9065B Preliminary Data Sheet V REF Figure 3-1: DDO_MUTE, BYPASS 8k V REF Figure 3-2: DDI_SEL[1:0], AUTOBYPASS, AUTO/MAN, ASI/177 LF+ Figure 3-3: Loop Filter 40066 - 0 August 2006 LF ...
Page 14
... GS1535B / GS9065B Preliminary Data Sheet 250R 250R 10p XTAL+ XTAL- Figure 3-4: Crystal Input 1K 1K XTAL OUT+ Figure 3-5: Crystal Output Buffer 50 50 SDO Figure 3-6: Serial Data Outputs 40066 - 0 August 2006 5K 5K XTAL OUT- SDO ...
Page 15
... GS1535B / GS9065B Preliminary Data Sheet V REF KBB 500R Figure 3-7: KBB Figure 3-8: Indicator Outputs: SD/HD, LD 24k SS[2:0] Figure 3-9: Standard Select/Indication Bi-directional Pins 40066 - 0 August 2006 v REF ...
Page 16
... GS1535B / GS9065B Preliminary Data Sheet DDI[3:0] 50 DDI_VTT 50 DDI[3:0] Figure 3-10: Serial Data Inputs 40066 - 0 August 2006 ...
Page 17
... The GS1535B Serial Digital Reclocker will recover the embedded clock signal and re-time the data from a SMPTE 292M, SMPTE 259M or SMPTE 344M compliant digital video signal. ...
Page 18
... Second is the phase acquisition (PA) loop. Once locked, the PA loop tracks the incoming data and makes phased corrections to produce a re-clocked output. The internal VCO of the GS1535B/9065B is a ring oscillator trimmed at the time of manufacture to capture all data rates over temperature and operation voltage ranges. ...
Page 19
... Frequency Acquisition Loop — The Phase-Frequency Detector 4.5 Phase Acquisition Loop — The Phase Detector GS1535B / GS9065B Preliminary Data Sheet An external crystal of 14.140 MHz is used as a reference to keep the VCO centered at the last known data rate. This allows the device to achieve a fast synchronous lock, especially in cases where a known data rate is interrupted ...
Page 20
... This helps to eliminate crosstalk from potential noise that would couple to the unused input pair. The GS1535B/9065B can be configured to manually lock to a specific data rate or automatically search for and lock to the incoming data rate. The AUTO/MAN pin selects automatic data rate detection mode (Auto mode) when HIGH and manual data rate selection mode (Manual mode) when LOW ...
Page 21
... This setting only applies to the GS1535B. For the GS9065B, when AUTO/MAN is LOW, the pin settings SS[0:2] = 101 will be ignored by the device. In Bypass mode, the GS1535B/9065B passes the data at the inputs directly to the outputs. There are two pins that control the bypass function: BYPASS and AUTOBYPASS ...
Page 22
... GS1535B / GS9065B Preliminary Data Sheet The LOCK DETECT signal, LD active high output which indicates when the PLL is locked. The internal lock logic of the GS1535B/9065B includes a system which monitors the Frequency Acquisition Loop and the Phase Acquisition Loop as well as a monitor to detect harmonic lock. ...
Page 23
... 10n Note: All resistors in ohms and all capacitors in Farads. Figure 5-1: GS1535B Typical Application Circuit 40066 - 0 August 2006 G O 1535 ( 14. 140M H z) 100 48 VEE_D D O 10n ...
Page 24
... I_S I_S ASI GS1535B / GS9065B Preliminary Data Sheet 65B Note: All resistors in ohms and all capacitors in Farads. Figure 5-2: GS9065B Typical Application Circuit ...
Page 25
... Package & Ordering Information 6.1 Package Dimensions GS1535B / GS9065B Preliminary Data Sheet Table 40066 - 0 August 2006 NOTE: Diagram shown is representative only. Table X is fixed for all pin sizes, and Table Y is specific to the 64-pin package. Table Y SYM BOL 64L MIL LIMET ER ...
Page 26
... Packaging Data 6.3 Ordering Information GS1535B / GS9065B Preliminary Data Sheet Parameter Package Type Package Drawing Reference Moisture Saturation Level Junction to Case Thermal Resistance, θ Junction to Air Thermal Resistance, θ Psi Pb-free and RoHS Compliant Part Number GS1535B GS1535BCFUE3 GS9065B GS9065BCFUE3 40066 - 0 August 2006 ...
Page 27
... Revision History GS1535B / GS9065B Preliminary Data Sheet Version ECR PCN A 141211 – 0 141776 – CAUTION ELECTROSTATIC SENSITIVE DEVICES DO NOT OPEN PACKAGES OR HANDLE EXCEPT AT A STATIC-FREE WORKSTATION DOCUMENT IDENTIFICATION PRELIMINARY DATA SHEET The product preproduction phase and specifications are subject to change without notice. ...