IDT5V993A Integrated Device Technology, IDT5V993A Datasheet - Page 5
IDT5V993A
Manufacturer Part Number
IDT5V993A
Description
3.3v Programmable Skew Pll Clock Driver Turboclock
Manufacturer
Integrated Device Technology
Datasheet
1.IDT5V993A.pdf
(8 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT5V993A-2Q
Manufacturer:
IDT
Quantity:
20 000
Company:
Part Number:
IDT5V993A-2QG
Manufacturer:
FSC
Quantity:
6 221
Company:
Part Number:
IDT5V993A-5QGI
Manufacturer:
IDT
Quantity:
148
NOTE:
1. Where pulse width implied by D
NOTES:
1. All timing and jitter tolerances apply for F
2. Skew is the time between the earliest and the latest output transition among all outputs for which the same t
3. t
4. t
5. For IDT5V993A-2 t
6. There are 2 classes of outputs: Nominal (multiple of t
7. t
8. t
9. t
10. Measured at 2V.
11. Measured at 0.8V.
IDT5V993A
3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK
Symbol Parameter
t
SKEWPR
t
t
t
t
t
t
t
F
t
t
SKEW0
SKEW1
SKEW2
SKEW3
SKEW4
t
t
RPWH
ORISE
OFALL
RPWL
ODCV
t
t
t
LOCK
PWH
PWL
Symbol
NOM
DEV
t
load.
measured from the application of a new signal or frequency at REF or FB until t
t
t
PD
SKEWPR
SKEW0
DEV
LOCK
PD
JR
U
t
t
R
R
PWC
D
is measured with REF input rise and fall times (from 0.8V to 2V) of 1ns.
, t
EF
H
is the output-to-output skew between any two devices operating under the same conditions (V
F
is the time that is required before synchronization is achieved. This specification is valid only after V
is the skew between outputs when they are selected for 0t
is the skew between a pair of outputs (xQ
VCO Frequency Range
REF Pulse Width HIGH
REF Pulse Width LOW
Programmable Skew Time Unit
Zero Output Matched-Pair Skew (xQ
Zero Output Skew (All Outputs)
Output Skew
(Rise-Rise, Fall-Fall, Same Class Outputs)
Output Skew
(Rise-Fall, Divided-Divided)
Output Skew
(Rise-Rise, Fall-Fall, Different Class Outputs)
Output Skew
(Rise-Fall, Nominal-Divided)
Device-to-Device Skew
REF Input to FB Propagation Delay
Output Duty Cycle Variation from 50%
Output HIGH Time Deviation from 50%
Output LOW Time Deviation from 50%
Output Rise Time
Output Fall Time
PLL Lock Time
Cycle-to-Cycle Output Jitter
Maximum input rise and fall times, 0.8V to 2V
Input clock pulse, HIGH or LOW
Input duty cycle
Reference Clock Input
SKEW0
(1,8)
is measured with C
(1)
(1)
H
is less than t
(11)
(1,2,7)
(11)
(1,6)
(1)
(1,2)
NOM
(1,4)
L
> 25MHz.
(1,9)
PWC
RMS
Peak-to-Peak
= 0pF; for C
0
, xQ
(1,11)
Description
(1)
(1,10)
limit, t
0
and xQ
1
(1,6)
)
U
(1,2,3)
(1,6)
PWC
delay), and Divided (3Qx only in Divide-by-2 or Divide-by-4 mode).
L
1
) when all eight outputs are selected for 0t
= 20pF, t
limit applies.
(1)
U
.
Min.
0.15
0.15
—
—
—
—
—
—
—
0.25
—
—
—
—
—
3
3
1.2
SKEW0
IDT5V993A-2
= 0.35ns Max.
Typ.
0.05
0.25
0.25
0.1
0.3
0.5
—
—
—
—
—
—
—
—
0
0
1
1
PD
5
is within specified limits.
Max.
0.25
0.75
0.25
200
0.2
0.5
1.2
0.5
0.9
1.2
1.5
1.2
1.2
0.5
—
—
25
2
See PLL Programmable Skew Range and Resolution Table
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
CC
, ambient temperature, air flow, etc.)
Min.
0.15
0.15
U
—
—
—
—
—
—
—
—
—
—
—
—
3
3
0.5
1.2
.
See Control Summary Table
CC
IDT5V993A-5
U
is stable and within normal operating limits. This parameter is
delay has been selected when all are loaded with the specified
Typ.
0.25
0.1
0.6
0.5
0.5
0.5
—
—
—
—
—
—
—
—
0
0
1
1
Min.
3.75
—
10
3
Max.
0.25
1.25
200
0.5
0.7
1.2
0.7
0.5
1.2
2.5
1.8
1.8
0.5
—
—
25
1
3
Min.
0.15
0.15
—
—
—
—
—
—
—
—
—
—
—
—
3
3
0.7
1.2
IDT5V993A-7
Max.
10
—
90
85
Typ.
0.1
0.7
0.3
0.6
1.2
1.5
1.5
—
—
—
—
—
—
—
—
1
0
0
Max.
0.25
0.75
1.65
200
1.5
1.2
1.7
0.7
1.2
3.5
2.5
2.5
0.5
—
—
25
1
3
MHz
Unit
ns/V
%
ns
Unit
ms
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ps