MCP6292-E/SL Microchip Technology, MCP6292-E/SL Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
MCP6292-E/SL
Manufacturer Part Number
MCP6292-E/SL
Description
1.0 mA, 10 MHz Rail-to-Rail Op Amp
Manufacturer
Microchip Technology
Datasheet
1.MCP6292-ESL.pdf
(28 pages)
MCP6291/2/3/4/5
3.0
The MCP6291/2/3/4/5 family of op amps is manufac-
tured
process, specifically designed for low-cost, low-power
and general-purpose applications. The low supply
voltage, low quiescent current and wide bandwidth
makes the MCP6291/2/3/4/5 ideal for battery-powered
applications.
3.1
The MCP6291/2/3/4/5 op amps are designed to
prevent phase reversal when the input pins exceed the
supply voltages. Figure 3-1 shows the input voltage
exceeding the supply voltage without any phase
reversal.
FIGURE 3-1:
No Phase Reversal.
The input stage of the MCP6291/2/3/4/5 op amp uses
two differential input stages in parallel. One operates at
low common mode input voltage (V
operates at high V
operates with V
300 mV below V
measured at V
to ensure proper operation.
Input voltages that exceed the input voltage range
(V
excessive current to flow into or out of the input pins.
Current beyond ±2 mA can cause reliability problems.
Applications that exceed this rating must be externally
limited with a resistor, as shown in Figure 3-2.
DS21812C-page 10
SS
– 0.3V to V
-1
6
5
4
3
2
1
0
using
-15
APPLICATION INFORMATION
Rail-to-Rail Input
-14
CM
Microchip’s
-13
CM
= V
SS
CM
DD
-12
V
. The Input Offset Voltage is
up to 300 mV above V
SS
IN
. With this topology, the device
The MCP6291/2/3/4/5 Show
Time (1 ms/div)
+ 0.3V at 25°C) can cause
– 300 mV and V
-11
-10
state-of-the-art
V
OUT
-9
CM
-8
), while the other
-7
V
G = +2V/V
DD
DD
= 5.0V
+ 300 mV
-6
DD
CMOS
-5
and
FIGURE 3-2:
Resistor (R
3.2
The output voltage range of the MCP6291/2/3/4/5 op
amp is V
when
V
3.3
The MCP6293 and MCP6295 are single and dual op
amps with chip select (CS), respectively. When CS is
pulled high, the supply current drops to 0.7 µA (typ.)
and flows through the CS pin to V
happens, the amplifier output is put into a high-imped-
ance state. By pulling CS low, the amplifier is enabled.
If the CS pin is left floating, the amplifier may not
operate properly. Figure 3-3 shows the output voltage
and supply current response to a CS pulse.
FIGURE 3-3:
Select (CS) pin on the MCP6293 and MCP6295.
V
DD
I
OUT
VSS
CS
I
CS
V
= 5.5V. Refer to Figure 2-16 for more information.
IN
-0.7 µA, typ.
0.7 µA, typ.
R
R
R
Rail-to-Rail Output
MCP6293/5 Chip Select (CS)
L
IN
DD
IN
Hi-Z
= 10 k
IN
– 15 mV (min.) and V
------------------------------------------------------------------------------------ -
V
---------------------------------------------------------------------------------- -
).
Maximum expected V
R
SS
IN
V
–
t
IL
on
is connected
Minimum expected V
Input Current Limiting
Timing Diagram for the Chip
2004 Microchip Technology Inc.
–
+
MCP6291
10 nA, typ
-1.0 mA, typ.
2 mA
2 mA
SS
IN
to
+ 15 mV (max.)
SS
V
–
IH
. When this
-0.7 µA, typ.
V
V
0.7 µA, typ.
t
IN
off
DD
DD
V
/2
Hi-Z
OUT
and