LMX5001 National Semiconductor, LMX5001 Datasheet - Page 3
![no-image](/images/manufacturer_photos/0/4/469/national_semiconductor_sml.jpg)
LMX5001
Manufacturer Part Number
LMX5001
Description
Dedicated Bluetooth Link Controller
Manufacturer
National Semiconductor
Datasheet
1.LMX5001.pdf
(13 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LMX5001VBCX
Manufacturer:
NS/国半
Quantity:
20 000
Pin Descriptions
Note 1: During Reset GPIO0 and GPIO1 are sampled to setup the Xtal division ratio. The assumed external Xtal frequency is derived using the following relationship:
After Reset is completed, GPIO0 and GPIO1 can be used as normal general purpose I/Os.
No.
Pin
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
GPIO1
High
High
Low
Low
GPIO0
(XTAL Config)
GPIO1
(XTAL Config)
LPXTALI
LPXTALO
GPIO2
GPIO3
GPIO4
TxData
RxData
RxFrSync
TrFrSync
SCLK
PWDN
PWDNACK
Xtal_adj
XTALI
XTALO
SYSTICK
SYSLOAD
V
GND
Reset
Test0
Test1
CLKOUT
GPIO5
Q_adj
RSSI_adj
COMP_RSSI
S_Field3
BT_RxData
CC
Pin Name
GPIO0
High
High
Low
Low
Divide by 2 (i.e., 16 MHz XTAL or clock input).
Divide by 3 (i.e., 24 MHz XTAL or clock input).
Divide by 4 (i.e., 32 MHz XTAL or clock input).
Not used.
(Continued)
Power
Power
I/O
I/O
I/O
I/O
I/O
I/O
I/O
O
O
O
O
O
O
O
O
O
O
O
O
O
I
I
I
I
I
I
I
I
I
I
Xtal Division Ratio
XTAL configuration during reset (Note 1).
XTAL configuration during reset (Note 1).
128 kHz XTAL connection for low power mode. This is used in low power mode. If
the low power mode is not used it is not necessary with at XTAL here. External
128 kHz clock can also be feed in here.
128 kHz XTAL connection.
General Purpose I/O
General Purpose I/O
General Purpose I/O
LCI Data Transmit
LCI Data Receive
LCI Receive Frame Sync.
LCI Transmit Frame Sync.
LCI Serial Clock.
Power Down to Link Management Controller
Power Down Acknowledge from Link Management Controller
PWM signal to make adjustments to the XTAL.
16 MHz XTAL connection. (External clock input).
16 MHz XTAL connection.
Systick generated from the internal LMX5001 Master/Slave Counter.
When low holds the LMX5001 in Idle Mode. A rising edge causes a system load
After a rising edge the LMX5001 will start to load control data from and store
status information to the LMC via the LCI.
Reset. After Reset is released the LMX5001 will be in Idle Mode, awaiting a
SYSLOAD.
Should be tied low. This signal is used in production test.
Should be lied low. This signal is used in production test.
Xtal clock output to Link Management Controller. This signal can be disabled
using the Sysload Command (for power saving).
General Purpose I/O
PWM signal to make it possible to adjust the quadrature tank circuit to the
LMX3162.
PWM signal for use in creating an RSSI AD converter.
Output from the external comparator in the RSSI AD converter.
DC Compensation circuit enable. At the beginning of the correlation phase, this
signal is enabled (low) for 15 µs.
Receive data.
3
Description
www.national.com