DS90C385 National Semiconductor, DS90C385 Datasheet - Page 4

no-image

DS90C385

Manufacturer Part Number
DS90C385
Description
+3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-85 MHz/ +3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Display (FPD) L
Manufacturer
National Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS90C385AMT
Manufacturer:
NS
Quantity:
190
Part Number:
DS90C385AMT
Manufacturer:
NS
Quantity:
20
Part Number:
DS90C385AMT
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
DS90C385AMT/ NOPB
Manufacturer:
NS
Quantity:
10
Company:
Part Number:
DS90C385AMT/NOPB
Quantity:
20 000
Part Number:
DS90C385AMTX
Manufacturer:
NSC
Quantity:
1 206
Part Number:
DS90C385AMTX
Manufacturer:
NS
Quantity:
1 000
Part Number:
DS90C385AMTX
Manufacturer:
NS
Quantity:
1 000
Part Number:
DS90C385AMTX
Manufacturer:
NS
Quantity:
1 000
Part Number:
DS90C385AMTX
Manufacturer:
NS
Quantity:
75
Part Number:
DS90C385AMTX
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
DS90C385AMTX/NOPB
Manufacturer:
NSC
Quantity:
130
Part Number:
DS90C385AMTX/NOPB
0
Part Number:
DS90C385MTD
Manufacturer:
NS
Quantity:
1
Part Number:
DS90C385MTD
Manufacturer:
NS
Quantity:
20 000
Company:
Part Number:
DS90C385MTD
Quantity:
76
Company:
Part Number:
DS90C385MTD
Quantity:
76
www.national.com
Symbol
TPPos0
TPPos1
TPPos2
TPPos3
TPPos4
TPPos5
TPPos6
TSTC
THTC
TCCD
TJCC
TPLLS
TPDD
Transmitter Switching Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified
Note 5: The Minimum and Maximum Limits are based on statistical analysis of the device performance over process, voltage, and temperature ranges. This param-
eter is functionality tested only on Automatic Test Equipment (ATE).
Note 6: The limits are based on bench characterization of the device’s jitter response over the power supply voltage range. Output clock jitter is measured with a
cycle-to-cycle jitter of +/−3ns applied to the input clock signal while data inputs are switching (See Figures 15 and 16). A jitter event of 3ns, represents worse case
jump in the clock edge from most graphics controller VGA chips currently available. This parameter is used when calculating system margin as described in AN-1059.
AC Timing Diagrams
Transmitter Output Pulse Position for Bit 0 (Figures 13, 14)
(Note 5)
Transmitter Output Pulse Position for Bit 1
Transmitter Output Pulse Position for Bit 2
Transmitter Output Pulse Position for Bit 3
Transmitter Output Pulse Position for Bit 4
Transmitter Output Pulse Position for Bit 5
Transmitter Output Pulse Position for Bit 6
TxIN Setup to TxCLK IN (Figure 7)
TxIN Hold to TxCLK IN (Figure 7)
TxCLK IN to TxCLK OUT Delay (Figure 8) T
TxCLK IN to TxCLK OUT Delay (Figure 8)
Transmitter Jitter Cycle-to-Cycle (Figures 15, 16) (Note 6)
Transmitter Phase Lock Loop Set (Figure 9)
Transmitter Power Down Delay (Figure 12)
FIGURE 1. “Worst Case” Test Pattern (Note 7)
Parameter
A
=25˚C,V
4
CC
(Continued)
=3.3V
f = 85 MHz
f = 85 MHz
f = 65 MHz
f = 40 MHz
−0.20
1.48
3.16
4.84
6.52
8.20
9.88
Min
2.5
3.8
2.8
0
10.08
1.68
3.36
5.04
6.72
8.40
Typ
210
210
350
0
DS100868-4
10.28
Max
0.20
1.88
3.56
5.24
6.92
8.60
230
230
370
100
6.3
7.1
10
Units
ms
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ps
ps
ps

Related parts for DS90C385