DS92CK16 National Semiconductor, DS92CK16 Datasheet
![no-image](/images/manufacturer_photos/0/4/469/national_semiconductor_sml.jpg)
DS92CK16
Available stocks
Related parts for DS92CK16
DS92CK16 Summary of contents
Page 1
... DS92CK16 3V BLVDS Clock Buffer/Bus Transceiver General Description The DS92CK16 Clock Buffer/Bus Transceiver is a one to six CMOS differential clock distribution device utilizing Bus Low Voltage Differential Signaling (BLVDS) technology. This clock distribution device is designed for applications requir- ing ultra low power dissipation, low noise, and high data rates ...
Page 2
... V 4 CCA GNDA www.national.com DS101082-2 Order Number DS92CK16TMTC See NS Package Number MTC24 Type I/O True (Positive) side of the differential clock input. I/O Complementary (Negative) side of the differential clock input. I OE; this pin is active Low. When High, this pin forces all CLK pins High ...
Page 3
... Absolute Maximum Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage ( Enable Input Voltage (DE, OE, CrdCLK ) IN Voltage (CLK ) −0. OUT ± Voltage (CLKI/O ) Driver Short Circuit Current Receiver Short Circuit Current Maximum Package Power Dissipation at +25˚ ...
Page 4
DC Electrical Characteristics Over Supply Voltage and Operating Temperature ranges, unless otherwise specified (Notes 3, 4). Symbol Parameter = 37.5 , Figure 5 V Driver Output Differential Voltage V Driver V Magnitude OD OD ...
Page 5
Switching Characteristics Over Supply Voltage and Operating Temperature ranges, unless otherwise specified (Notes 7, 8). Symbol Parameter DIFFERENTIAL DRIVER TIMING REQUIREMENTS t Differential Propagation Delay High to Low. CrdCLK PHLDD to CLKI/O t Differential Propagation Delay Low to High. CrdCLK ...
Page 6
Parameter Measurement Information FIGURE 1. Receiver Propagation Delay and Transition Time Test Circuit Generator waveform for all test unless otherwise specified MHz, 50% Duty Cycle FIGURE 2. Receiver Propagation Delay and Transition ...
Page 7
Parameter Measurement Information FIGURE 6. Driver Propagation Delay Test Circuit FIGURE 7. Driver Propagation Delay and Transition Time Waveforms FIGURE 8. CrdCLK (Continued) FIGURE 5. Differential Driver DC Test DS101082-8 DS101082-10 Propagation Delay Time Test Circuit IN 7 DS101082-7 DS101082-9 ...
Page 8
Parameter Measurement Information FIGURE 9. CrdCLK www.national.com (Continued) Propagation Delay Time Waveforms IN FIGURE 10. Driver TRI-STATE Test Circuit FIGURE 11. Driver TRI-STATE Waveforms 8 DS101082-11 DS101082-12 DS101082-13 ...
Page 9
... Stub Length: Stub lengths should be kept to a minimum. The typical tran- sition time of the DS92CK16 BLVDS output is 0.75ns (20% to 80%). The 100 percent time is 0.75/0.6 or 1.25ns. For a general approximation, if the electrical length of a trace is greater than 1/5 of the transition edge, then the trace is con- sidered a transmission line ...
Page 10
Applications Information Termination: Use a resistor which best matches the differential impedance of your loaded transmission line. Remember that the current mode outputs need the termination resistor to generate the differential voltage. BLVDS will not work without resistor ter- mination. ...
Page 11
... National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications. 24-Pin TSSOP Package Drawing Dimensions shown in millimeters Order Number DS92CK16TMTC NS Package Number MTC24 2. A critical component is any component of a life ...