IDT72215LB25PF IDT, Integrated Device Technology Inc, IDT72215LB25PF Datasheet - Page 14
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
IDT72215LB25PF
Manufacturer Part Number
IDT72215LB25PF
Description
IC FIFO 512X18 SYNC 25NS 68-TQFP
Manufacturer
IDT, Integrated Device Technology Inc
Series
7200r
Datasheet
1.IDT72225LB10PFG.pdf
(16 pages)
Specifications of IDT72215LB25PF
Function
Synchronous
Memory Size
9.2K (512 x 18)
Data Rate
40MHz
Access Time
25ns
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
68-TQFP, 68-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
72215LB25PF
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT72215LB25PF
Manufacturer:
IDT
Quantity:
1
Company:
Part Number:
IDT72215LB25PF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72215LB25PF
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT72215LB25PF1
Manufacturer:
IDT
Quantity:
20 000
Company:
Part Number:
IDT72215LB25PF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT72215LB25PFI
Manufacturer:
IDT
Quantity:
57
Part Number:
IDT72215LB25PFI
Manufacturer:
IDT
Quantity:
20 000
OPERATING CONFIGURATIONS
SINGLE DEVICE CONFIGURATION
when the application requirements are for 256/512/1,024/2,048/4,096 words
WIDTH EXPANSION CONFIGURATION
signals of multiple devices. Status flags can be detected from any one device.
The exceptions are the Empty Flag and Full Flag. Because of variations in skew
between RCLK and WCLK, it is possible for flag assertion and deassertion to
vary by one cycle between FIFOs. To avoid problems the user must create
NOTE:
1. Do not connect any output control signals directly together.
IDT72205LB/72215LB/72225LB/72235LB/72245LB CMOS SyncFIFO
256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18
A single IDT72205LB/72215LB/72225LB/72235LB/72245LB may be used
Word width may be increased simply by connecting together the control
DATA IN (D)
WRITE CLOCK (WCLK)
WRITE ENABLE (
LOAD (
PROGRAMMABLE (
HALF FULL FLAG (
FULL FLAG (
WRITE CLOCK (WCLK)
WRITE ENABLE (
LOAD (
DATA IN (D
FULL FLAG (
PROGRAMMABLE (
HALF-FULL FLAG (
)
Figure 19. Block Diagram of Single 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, 4,096 x 18 Synchronous FIFO
36
)
)
0
- D
18
)
)
)
17
Figure 20. Block Diagram of 256 x 36, 512 x 36, 1,024 x 36, 2,048 x 36, 4,096 x 36
)
)
Synchronous FIFO Memory Used in a Width Expansion Configuration
)
)
)
FIRST LOAD (
72205LB
72215LB
72225LB
72235LB
72245LB
RESET (
WRITE EXPANSION IN (
READ EXPANSION IN (
)
)
FIRST LOAD (
18
72205LB
72215LB
72225LB
72235LB
72245LB
18
14
IDT
or less. These FIFOs are in a single Device Configuration when the First Load
(FL), Write Expansion In (WXI) and Read Expansion In (RXI) control inputs
are grounded (Figure 19).
composite flags by ANDing the Empty Flags of every FIFO, and separately
ANDing all Full Flags. Figure 20 demonstrates a 36-word width by using two
IDT72205LB/72215LB/72225LB/72235LB/72245LBs. Any word width can
be attained by adding additional IDT72205LB/72215LB/72225LB/72235LB/
72245LBs. Please see the Application Note AN-83.
TM
)
)
)
RESET (
WRITE EXPANSION IN (
RESET (
72205LB
72215LB
72225LB
72235LB
72245LB
READ EXPANSION IN (
READ CLOCK (RCLK)
READ ENABLE (
OUTPUT ENABLE (
DATA OUT (Q
EMPTY FLAG (
PROGRAMMABLE (
)
)
18
PROGRAMMABLE (
OUTPUT ENABLE (
0
READ CLOCK (RCLK)
READ ENABLE (
- Q
COMMERCIAL AND INDUSTRIAL
)
17
DATA OUT (Q)
)
)
)
)
)
EMPTY FLAG (
)
TEMPERATURE RANGES
OCTOBER 22, 2008
2766 drw 21
2766 drw 22
)
)
)
36
)