CY2071A Cypress Semiconductor, CY2071A Datasheet - Page 4

no-image

CY2071A

Manufacturer Part Number
CY2071A
Description
Single-PLL General-Purpose EPROM Programmable Clock Generator
Manufacturer
Cypress Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY2071A
Manufacturer:
CYPRES
Quantity:
117
Part Number:
CY2071AF
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY2071AFI
Manufacturer:
CY
Quantity:
5 510
Part Number:
CY2071AFI
Quantity:
5 510
Part Number:
CY2071AFI
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY2071AFSZI
Manufacturer:
CY
Quantity:
330
Part Number:
CY2071AS
Manufacturer:
CY
Quantity:
297
Part Number:
CY2071AS
Manufacturer:
CYPRESS
Quantity:
8 000
Part Number:
CY2071ASI-571
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Electrical Characteristics, Industrial 5.0V
Electrical Characteristics, Industrial 3.3V
Switching Characteristics, Commercial 5.0V
Document #: 38-07139 Rev. *A
V
V
V
V
I
I
I
I
V
V
V
V
I
I
I
I
t
t
t
t
t
t
t
Notes:
Parameter
10. Reference Output duty cycle depends on XTALIN duty cycle.
Parameter
Parameter
11. Measured at 1.4V.
IH
IL
OZ
DD
IH
IL
OZ
DD
1
1A
1B
1C
3
4
5
8.
9.
OH
OL
IH
IL
OH
OL
IH
IL
Guaranteed by design, not 100% tested.
When the output clock frequency is between 100 MHz and 130 MHz at 5V, the maximum capacitive load for these measurements is 15 pF.
Output Period
Clock Jitter
Clock Jitter
Clock Jitter
Output Duty Cycle
Output Duty Cycle
Rise Time
Fall Time
Skew
HIGH-Level Output Voltage
LOW-Level Output Voltage
HIGH-Level Input Voltage
LOW-Level Output Voltage
Input HIGH Current
Input LOW Current
Output Leakage Current
V
HIGH-Level Output Voltage
LOW-Level Output Voltage
HIGH-Level Input Voltage
LOW-Level Output Voltage
Input HIGH Current
Input LOW Current
Output Leakage Current
V
DD
DD
Supply Current
Supply Current
Name
[9]
Description
Description
[9]
[9]
[9]
[7]
[7]
Clock output range
5V operation
25-pF load
Peak-to-peak period jitter (t
% of clock period, f
Peak-to-peak period jitter
(16 MHz
Peak-to-peak period jitter (f
Duty cycle
f
Duty cycle
f
Output clock rise time
Output clock fall time
Skew delay between any two outputs with
identical frequencies (generated by the PLL)
OUT
OUT
[6]
[6]
[6]
[6]
> 60 MHz
60 MHz
[10, 11]
[11]
I
I
Except Crystal Pins
Except Crystal Pins
V
V
Three State Outputs
V
I
I
Except Crystal Pins
Except Crystal Pins
V
V
Three State Outputs
V
f
OH
OL
OH
OL
OUT
IN
IN
DD
IN
IN
DD
for outputs, (t
= 4.0 mA
= 4.0 mA
= –4.0 mA
= V
= 0.5V
= –4.0 mA
= V
= 0.5V
= V
= V
Description
for outputs, (t
V
V
50 MHz)
DD
DD
DD
DD
DD
DD
OUT
[8]
– 0.5V
– 0.5V
max. 3.3V operation,
max. 5V operation, C
=5.0V ±10%, T
=3.3V ±10%, T
16 MHz
Conditions
Conditions
1
OUT
2
max. – t
CY2071A
CY2071AF
2
t
1
> 50 MHz)
),
t
1
)
1
A
A
min.),
= –40°C to +85°C
= –40°C to +85°C
C
L
L
= 25 pF
=
[130 MHz]
[100 MHz]
15 pF
7.692
Min.
45%
40%
10
Min.
Min.
2.4
2.0
2.4
2.0
Typ.
50%
50%
350
250
0.8
1.5
1.5
Typ.
Typ.
40
24
[500 kHz]
[500 kHz]
Max.
2000
2000
55%
60%
500
350
2.5
2.5
0.5
1
CY2071A
Max.
Max.
150
250
150
250
0.4
0.8
0.4
0.8
10
75
10
50
Page 4 of 8
Unit
Unit
Unit
mA
mA
ns
ns
ps
ps
ns
ns
ns
%
V
V
V
V
V
V
V
V
A
A
A
A
A
A

Related parts for CY2071A