CY2CC810 Cypress Semiconductor, CY2CC810 Datasheet - Page 3

no-image

CY2CC810

Manufacturer Part Number
CY2CC810
Description
1:10 Clock Fanout Buffer
Manufacturer
Cypress Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY2CC810-OI
Manufacturer:
NEO
Quantity:
23 262
Part Number:
CY2CC8100C
Quantity:
1 355
Part Number:
CY2CC8100I
Quantity:
3 080
Part Number:
CY2CC8100XI-1
Manufacturer:
CY
Quantity:
266
Part Number:
CY2CC8100XI-1
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY2CC8100XI-1T
Manufacturer:
CY
Quantity:
744
Company:
Part Number:
CY2CC810OIT
Quantity:
1 754
Document #: 38-07056 Rev. *E
Power Supply Characteristics
High-frequency Parametrics
AC Switching Characteristics
www.DataSheet4U.com
I
I
t
D
F
F
F
t
t
t
t
t
t
t
t
Parameter
Parameter
Parameter
CCD
C
PU
W
PLH
PHL
R
F
SK(0)
SK(p)
SK(t)
ICC
max(3.3V)
max(2.5V
max(20)
J
Delta I
Supply Current
Dynamic Power Supply
Current
Total Power Supply Current V
Power-up time for all V
Propagation Delay – Low to High
Propagation Delay – High to Low
Output Rise Time
Output Fall Time
Output Skew: Skew between outputs of the same package (in phase) See Figure 10
Pulse Skew: Skew between opposite transitions of the same output
(t
Package Skew: Skew between outputs of different packages at the
same power supply voltage, temperature and package type.
Jitter, Deterministic
Maximum frequency
V
Maximum frequency
V
Maximum frequency
V
Maximum frequency
V
Minimum pulse
V
Minimum pulse
V
PHL
DD
DD
DD
DD
DD
DD
= 3.3V
= 2.5 V
= 3.3 V
= 2.5 V
= 3.3 V
= 2.5 V
– t
CC
Description
Description
PLH
Quiescent Power
).
DD
s
@ 3.3V, V
(see Figure 5)
50% duty cycle t
The “point to point load circuit”
Output Jitter – Input Jitter
50% duty cycle t
Standard Load Circuit.
50% duty cycle t
The “point to point load circuit”
The “point to point load circuit”
V
20% duty cycle t
The “point to point load circuit”
V
The “point to point load circuit”
V
The “point to point load circuit”
V
V
The “point to point load circuit”
V
V
(I
and V
V
Input toggling 50% Duty Cycle, Outputs Open
Input toggling 50% Duty Cycle, Outputs Open
fL = 40 MHZ
Power-up to reach minimum specified voltage
(power ramp must be monotonic)
IN
IN
IN
IN
OUT
IN
OUT
DD
DD
DD
= 2.4V/0.0V V
= 3.0V/0.0V V
= 2.4V/0.0V V
= 3.0V/0.0V F = 100 MHz
= 2.4V/0.0V F = 100 MHz
@ V
= Max.
= Max.
= 2.0V/0.8V
= 1.7V/0.7V
IN
Description
DD
= V
DD
= 3.3V ±5%, Temperature = –40°C to +85°C
= Max. and V
DD
– 0.6V)
W
W
W
W
OUT
OUT
OUT
(50–50)
(50–50)
(50–50)
(20–80)
Test Conditions
Test Conditions
= 1.7V/0.7V
= 2.3V/0.4V
= 1.7V/0.7V
IN
= V
DD
) – (I
DD
2.5V
3.3V
See Figure 5
See Figure 7
See Figure 7
See Figure 7
See Figure 3
See Figure 7
See Figure 3
See Figure 4
See Figure 9
See Figure 11
@ V
DD
= Max.
Min.
Min.
Min.
0.05
1.5
1.5
1
1
Typ.
Typ.
Typ.
0.25
23
19
2.7
2.7
0.8
0.8
CY2CC810
Max.
Max.
160
650
200
250
200
0.63
Max. Unit
500
0.38
0.42
35
30
Page 3 of 9
50
25
3.5
3.5
0.2
MHz
MHz
MHz
MHz
Unit
MHz
Unit
V/ns
V/ns
mA/
mA
ms
ps
ps
ns
µA
ns
ns
ns
ns
ns

Related parts for CY2CC810