LM3S2139 Luminary Micro, Inc, LM3S2139 Datasheet - Page 152

no-image

LM3S2139

Manufacturer Part Number
LM3S2139
Description
Lm3s2139 Arm Microcontroller
Manufacturer
Luminary Micro, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM3S2139-EQC25-A2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S2139-EQC25-A2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S2139-IBZ25-A2
Manufacturer:
Intersil
Quantity:
85
Part Number:
LM3S2139-IBZ25-A2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S2139-IBZ25-A2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S2139-IQC25-A2
Manufacturer:
SMSC
Quantity:
1 001
Part Number:
LM3S2139-IQC25-A2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S2139-IQC25-A2T
Manufacturer:
FREESCALE
Quantity:
23
Reset
Reset
Type
Type
General-Purpose Input/Outputs (GPIOs)
GPIO Interrupt Event (GPIOIEV)
GPIO Port A base: 0x4000.4000
GPIO Port B base: 0x4000.5000
GPIO Port C base: 0x4000.6000
GPIO Port D base: 0x4000.7000
GPIO Port E base: 0x4002.4000
GPIO Port F base: 0x4002.5000
GPIO Port G base: 0x4002.6000
GPIO Port H base: 0x4002.7000
Offset 0x40C
Type R/W, reset 0x0000.0000
152
Bit/Field
31:8
7:0
RO
RO
31
15
0
0
Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C
The GPIOIEV register is the interrupt event register. Bits set to High in GPIOIEV configure the
corresponding pin to detect rising edges or high levels, depending on the corresponding bit value
in the GPIO Interrupt Sense (GPIOIS) register (see page 150). Clearing a bit configures the pin to
detect falling edges or low levels, depending on the corresponding bit value in GPIOIS. All bits are
cleared by a reset.
RO
RO
30
14
0
0
reserved
RO
RO
29
13
0
0
Name
IEV
RO
RO
28
12
0
0
reserved
RO
RO
27
11
0
0
Type
R/W
RO
RO
RO
26
10
0
0
Reset
0x00
0x00
RO
RO
25
0
9
0
Preliminary
RO
RO
24
0
8
0
Description
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
GPIO Interrupt Event
The IEV values are defined as follows:
Value
reserved
0
1
R/W
RO
23
Description
Falling edge or Low levels on corresponding pins trigger
interrupts.
Rising edge or High levels on corresponding pins trigger
interrupts.
0
7
0
R/W
RO
22
0
6
0
R/W
RO
21
0
5
0
R/W
RO
20
0
4
0
IEV
R/W
RO
19
0
3
0
R/W
RO
18
0
2
0
July 25, 2008
R/W
RO
17
0
1
0
R/W
RO
16
0
0
0

Related parts for LM3S2139