LM3S3759 Luminary Micro, Inc, LM3S3759 Datasheet - Page 19

• Manufacturer Part Number: LM3S3759
• Description: Lm3s3759 Arm Microcontroller
• Manufacturer: Luminary Micro, Inc

Register 18:
Register 19:
Register 20:
Register 21:
Register 22:
Register 23:
Register 24:
Register 25:
Register 26:
Register 27:
Register 28:
Register 29:
Register 30:
Register 31:
Register 32:
Register 33:
Register 34:
Register 35:
Register 36:
Register 37:
Register 38:
Register 39:
Register 40:
Register 41:
Register 42:
Register 43:
Register 44:
Register 45:
Register 46:
Register 47:
Register 48:
Register 49:
Register 50:
Register 51:
Register 52:
Register 53:
Register 54:
Register 55:
Register 56:
Register 57:
Register 58:
Register 59:
Register 60:
Register 61:
Register 62:
Register 63:
Register 64:
Register 65:
June 02, 2008
USB Receive Dynamic FIFO Sizing (USBRXFIFOSZ), offset 0x063 .................................. 529
USB Transmit FIFO Start Address (USBTXFIFOADD), offset 0x064 ................................. 530
USB Receive FIFO Start Address (USBRXFIFOADD), offset 0x066 .................................. 530
USB Connect Timing (USBCONTIM), offset 0x07A .......................................................... 531
USB OTG VBus Pulse Timing (USBVPLEN), offset 0x07B ............................................... 532
USB Full-Speed Last Transaction to End of Frame Timing (USBFSEOF), offset 0x07D ...... 533
USB Low-Speed Last Transaction to End of Frame Timing (USBLSEOF), offset 0x07E ...... 534
USB Transmit Functional Address Endpoint 0 (USBTXFUNCADDR0), offset 0x080 ........... 535
USB Transmit Functional Address Endpoint 1 (USBTXFUNCADDR1), offset 0x088 ........... 535
USB Transmit Functional Address Endpoint 2 (USBTXFUNCADDR2), offset 0x090 ........... 535
USB Transmit Functional Address Endpoint 3 (USBTXFUNCADDR3), offset 0x098 ........... 535
USB Transmit Hub Address Endpoint 0 (USBTXHUBADDR0), offset 0x082 ...................... 536
USB Transmit Hub Address Endpoint 1 (USBTXHUBADDR1), offset 0x08A ...................... 536
USB Transmit Hub Address Endpoint 2 (USBTXHUBADDR2), offset 0x092 ...................... 536
USB Transmit Hub Address Endpoint 3 (USBTXHUBADDR3), offset 0x09A ...................... 536
USB Transmit Hub Port Endpoint 0 (USBTXHUBPORT0), offset 0x083 ............................. 537
USB Transmit Hub Port Endpoint 1 (USBTXHUBPORT1), offset 0x08B ............................ 537
USB Transmit Hub Port Endpoint 2 (USBTXHUBPORT2), offset 0x093 ............................. 537
USB Transmit Hub Port Endpoint 3 (USBTXHUBPORT3), offset 0x09B ............................ 537
USB Receive Functional Address Endpoint 1 (USBRXFUNCADDR1), offset 0x08C ........... 538
USB Receive Functional Address Endpoint 2 (USBRXFUNCADDR2), offset 0x094 ........... 538
USB Receive Functional Address Endpoint 3 (USBRXFUNCADDR3), offset 0x09C ........... 538
USB Receive Hub Address Endpoint 1 (USBRXHUBADDR1), offset 0x08E ...................... 539
USB Receive Hub Address Endpoint 2 (USBRXHUBADDR2), offset 0x096 ....................... 539
USB Receive Hub Address Endpoint 3 (USBRXHUBADDR3), offset 0x09E ...................... 539
USB Receive Hub Port Endpoint 1 (USBRXHUBPORT1), offset 0x08F ............................. 540
USB Receive Hub Port Endpoint 2 (USBRXHUBPORT2), offset 0x097 ............................. 540
USB Receive Hub Port Endpoint 3 (USBRXHUBPORT3), offset 0x09F ............................. 540
USB Maximum Transmit Data Endpoint 1 (USBTXMAXP1), offset 0x110 .......................... 541
USB Maximum Transmit Data Endpoint 2 (USBTXMAXP2), offset 0x120 .......................... 541
USB Maximum Transmit Data Endpoint 3 (USBTXMAXP3), offset 0x130 .......................... 541
USB Control and Status Endpoint 0 Low (USBCSRL0), offset 0x102 ................................. 542
USB Control and Status Endpoint 0 High (USBCSRH0), offset 0x103 ............................... 545
USB Receive Byte Count Endpoint 0 (USBCOUNT0), offset 0x108 ................................... 547
USB Type Endpoint 0 (USBTYPE0), offset 0x10A ............................................................ 548
USB NAK Limit (USBNAKLMT), offset 0x10B .................................................................. 549
USB Transmit Control and Status Endpoint 1 Low (USBTXCSRL1), offset 0x112 ............... 550
USB Transmit Control and Status Endpoint 2 Low (USBTXCSRL2), offset 0x122 ............... 550
USB Transmit Control and Status Endpoint 3 Low (USBTXCSRL3), offset 0x132 ............... 550
USB Transmit Control and Status Endpoint 1 High (USBTXCSRH1), offset 0x113 .............. 553
USB Transmit Control and Status Endpoint 2 High (USBTXCSRH2), offset 0x123 ............. 553
USB Transmit Control and Status Endpoint 3 High (USBTXCSRH3), offset 0x133 ............. 553
USB Maximum Receive Data Endpoint 1 (USBRXMAXP1), offset 0x114 ........................... 556
USB Maximum Receive Data Endpoint 2 (USBRXMAXP2), offset 0x124 ........................... 556
USB Maximum Receive Data Endpoint 3 (USBRXMAXP3), offset 0x134 ........................... 556
USB Receive Control and Status Endpoint 1 Low (USBRXCSRL1), offset 0x116 ............... 557
USB Receive Control and Status Endpoint 2 Low (USBRXCSRL2), offset 0x126 ............... 557
USB Receive Control and Status Endpoint 3 Low (USBRXCSRL3), offset 0x136 ............... 557
Preliminary
LM3S3759 Microcontroller
19