IDT72V285L20TF IDT, Integrated Device Technology Inc, IDT72V285L20TF Datasheet
IDT72V285L20TF
Specifications of IDT72V285L20TF
Available stocks
Related parts for IDT72V285L20TF
IDT72V285L20TF Summary of contents
Page 1
FEATURES: • • • • • Choose among the following memory organizations: IDT72V275 32,768 x 18 IDT72V285 65,536 x 18 • • • • • Pin-compatible with the IDT72V255/72V265 SuperSync FIFOs • • • • • 10ns read/write cycle time ...
Page 2
IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO 32,768 x 18 and 65,536 x 18 DESCRIPTION (Continued) The input port is controlled by a Write Clock (WCLK) input and a Write Enable (WEN) input. Data is written into the FIFO on every rising ...
Page 3
IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO 32,768 x 18 and 65,536 x 18 DESCRIPTION (Continued) These FIFOs have five flag pins, EF/OR (Empty Flag or Output Ready), FF/IR (Full Flag or Input Ready), HF (Half-full Flag), PAE (Programmable Almost-Empty flag) and ...
Page 4
IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO 32,768 x 18 and 65,536 x 18 PIN DESCRIPTION Symbol Name D –D Data Inputs 0 17 MRS Master Reset PRS Partial Reset RT Retransmit FWFT/SI First Word Fall Through/Serial In WCLK Write Clock WEN ...
Page 5
IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO 32,768 x 18 and 65,536 x 18 ABSOLUTE MAXIMUM RATINGS Symbol Rating V Terminal Voltage TERM with respect to GND T Storage STG Temperature I DC Output Current OUT NOTE: 1. Stresses greater than those ...
Page 6
IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO 32,768 x 18 and 65,536 ELECTRICAL CHARACTERISTICS (Commercial 3.3V ± 0.3V + Symbol Parameter f Clock Cycle Frequency S t Data Access ...
Page 7
IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO 32,768 x 18 and 65,536 x 18 FUNCTIONAL DESCRIPTION TIMING MODES: IDT STANDARD vs FIRST WORD FALL THROUGH (FWFT) MODE The IDT72V275/72V285 support two different timing modes of operation: IDT Standard mode or First Word ...
Page 8
IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO 32,768 x 18 and 65,536 x 18 Figure 4, Programmable Flag Offset Programming Sequence, summa- rizes the control pins and sequence for both serial and parallel programming modes. For a more detailed description, see discussion ...
Page 9
IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO 32,768 x 18 and 65,536 x 18 72V275 (32,768 BIT EMPTY OFFSET REGISTER DEFAULT VALUE 007FH LOW at Master Reset, 03FFH HIGH at ...
Page 10
IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO 32,768 x 18 and 65,536 x 18 SERIAL PROGRAMMING MODE If Serial Programming mode has been selected, as described above, then programming of PAE and PAF values can be achieved by using a combination of ...
Page 11
IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO 32,768 x 18 and 65,536 x 18 SIGNAL DESCRIPTION INPUTS: DATA Data inputs for 18-bit wide data. CONTROLS: MRS MRS MRS MRS) MASTER RESET (MRS A Master Reset ...
Page 12
IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO 32,768 x 18 and 65,536 x 18 When WEN is HIGH, no new data is written in the RAM array on each WCLK cycle. To prevent data overflow in the IDT Standard mode, FF will ...
Page 13
IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO 32,768 x 18 and 65,536 x 18 PROGRAMMABLE ALMOST-FULL FLAG (PAF The Programmable Almost-Full flag (PAF) will go LOW when the FIFO reaches the almost-full condition. In IDT Standard mode reads are performed ...
Page 14
IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO 32,768 x 18 and 65,536 x 18 MRS REN WEN t FWFT FWFT/ SEN EF/OR FF/IR PAE PAF RSS t RSS t RSS ...
Page 15
IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO 32,768 x 18 and 65,536 x 18 PRS REN WEN RT SEN EF/OR FF/IR PAE PAF RSS t RSS t RSS t RSS t RSF ...
Page 16
IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO 32,768 x 18 and 65,536 WRITE WCLK 1 (1) t SKEW1 WEN RCLK t t ENS ENH REN DATA ...
Page 17
IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO 32,768 x 18 and 65,536 COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES ...
Page 18
IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO 32,768 x 18 and 65,536 COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES ...
Page 19
IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO 32,768 x 18 and 65,536 x 18 RCLK t ENH t ENS t RTS REN WCLK t RTS WEN t ENS RT EF PAE HF PAF ...
Page 20
IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO 32,768 x 18 and 65,536 x 18 RCLK t t ENH ENS t RTS REN WCLK t RTS WEN t ENS RT OR PAE HF PAF NOTES: 1. ...
Page 21
IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO 32,768 x 18 and 65,536 x 18 WCLK LD WEN Figure 14. Parallel Loading of Programmable Flag Registers (IDT Standard and FWFT Modes) RCLK LD REN ...
Page 22
IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO 32,768 x 18 and 65,536 CLKH CLKL WCLK t t ENS ENH WEN (2) n words in FIFO , PAE (3) n+1 words in FIFO (4) t SKEW2 RCLK 1 REN ...
Page 23
IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO 32,768 x 18 and 65,536 x 18 OPTIONAL CONFIGURATIONS WIDTH EXPANSION CONFIGURATION Word width may be increased simply by connecting together the control signals of multiple devices. Status flags can be detected from any one ...
Page 24
IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO 32,768 x 18 and 65,536 x 18 FWFT/SI • FWFT/SI WRITE CLOCK WCLK WRITE ENABLE WEN IDT INPUT READY IR 72V275 72V285 n DATA IN Dn Figure 20. Block Diagram of 65,536 x 18 and ...
Page 25
ORDERING INFORMATION XXXXX X XX Device Type Power Speed NOTES: 1. Industrial temperature range product for the 15ns speed grade is available as a standard device. 2. Green parts available. For specific speeds and packages contact your sales office. DATASHEET ...