IDT723644L12PF IDT, Integrated Device Technology Inc, IDT723644L12PF Datasheet - Page 30
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
IDT723644L12PF
Manufacturer Part Number
IDT723644L12PF
Description
IC FIFO SYNC 2048X36 128QFP
Manufacturer
IDT, Integrated Device Technology Inc
Series
7200r
Datasheet
1.IDT723624L15PF8.pdf
(35 pages)
Specifications of IDT723644L12PF
Function
Synchronous
Memory Size
72K (2K x 36)
Data Rate
83MHz
Access Time
12ns
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
128-TQFP, 128-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
723644L12PF
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT723644L12PF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT723644L12PF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
IDT723624/723634/723644 CMOS SyncBiFIFO™ WITH BUS-MATCHING
256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2
A0-A35
B0-B35
NOTES:
1. t
2. If Port B size is word or byte, FFB is set LOW by the last word or byte write of the long word, respectively.
CLKA
W/RA
CLKB
W/RB
MBA
ENA
CSA
MBB
EFA
CSB
ENB
and rising CLKB edge is less than t
FFB
SKEW1
is the minimum time between a rising CLKA edge and a rising CLKB edge for FFB to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge
LOW
LOW
LOW
LOW
FIFO2 Full
LOW
HIGH
Previous Word in FIFO2 Output Register
t
CLKH
Figure 22. FFB
t
CLK
t
ENS2
t
CLKL
SKEW1
FFB
FFB
FFB Flag Timing and First Available Write when FIFO2 is Full (IDT Standard Mode)
FFB
, then FFB may transition HIGH one CLKB cycle later than shown.
t
t
SKEW1
ENH
t
A
(1)
1
t
CLKH
t
CLK
30
t
CLKL
2
t
Next Word From FIFO2
WFF
t
ENS2
t
ENS2
t
DS
COMMERCIAL TEMPERATURE RANGE
To FIFO2
Write
t
t
t
WFF
t
ENH
DH
ENH
3270 drw24