CS8416-IS Cirrus Logic, CS8416-IS Datasheet - Page 35

• Manufacturer Part Number: CS8416-IS
• Description: 192 kHZ DIGITAL AUDIO INTERFACE RECEIVER
• Manufacturer: Cirrus Logic

9. PIN DESCRIPTION - SOFTWARE MODE
DS578PP2
RXP[7:0]
RXN
VA+
VD+
VL+
AGND
DGND
FILT
13
12
10
23
21
22
11
1
2
3
4
5
6
6
8
Additional AES3/SPDIF Receiver Port ( Input ) - Single-ended receiver inputs carrying AES3 or
S/PDIF digital data. These inputs comprise the 8:2 S/PDIF Input Multiplexer. The select line control is
accessed using the Control 4 register. Please note that any unused inputs can be left floating or tied to
ground. See Appendix A for recommended input circuits.
AES/SPDIF input - Used along with RXP[X] to form an AES3 differential input. In single-ended
operation this should be capacitively coupled to ground.
Positive Analog Power - Positive supply for the analog section. Nominally +3.3 V. This supply should
be as quiet as possible since noise on this pin will directly affect the jitter performance of the recovered
clock
Positive Digital Power – Nominally 3.3 V
Positive – Interface Power – 3.3 V to 5.0 V: this supply sets the CS8416 I/O levels, including RXPx &
RXN
Analog Ground - Ground for the analog circuitry in the chip. AGND and DGND should be con nected
to a common ground area under the chip.
Digital & I/O Ground
PLL Loop Filter ( Output ) - An RC network should be connected between this pin and analog ground.
For minimum PLL jitter, return the ground end of the filter network directly to AGND
AD0/CS
AGND
RXP3
RXP2
RXP1
RXP0
RXP4
RXP5
RXP6
RXP7
RXN
FILT
RST
VA+
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
OLRCK
OSCLK
SDOUT
OMCK
RMCK
VD+
DGND
VL+
GPO0
GPO1
AD2/GPO2
SDA/CDOUT
SCL/CCLK
AD1/CDIN
CS8416
35