CY7C4225-15AC Cypress Semiconductor Corp, CY7C4225-15AC Datasheet
CY7C4225-15AC
Specifications of CY7C4225-15AC
Available stocks
Related parts for CY7C4225-15AC
CY7C4225-15AC Summary of contents
Page 1
... Synchronous FIFOs Features • High-speed, low-power, first-in first-out (FIFO) memories • (CY7C4425) • 256 x 18 (CY7C4205) • 512 x 18 (CY7C4215) • (CY7C4225) • (CY7C4235) • (CY7C4245) • High-speed 100-MHz operation (10 ns read/write cycle time) • Low power (I =45 mA) CC • ...
Page 2
... READ POINTER THREE–ST ATE READ OUTPUT REGISTER CONTROL – 17 RCLK REN V /SMODE GND GND GND 42x5–2 2 CY7C4425/4205/4215 CY7C4225/4235/4245 FF EF PAE PAF SMODE 42X5–1 TQFP Top View GND CY7C4425 CY7C4205 CY7C4215 CY7C4225 GND 40 CY7C4235 CY7C4245 GND 42X5–3 ...
Page 3
... Cascaded - The first device in the daisy chain will have FL tied to V devices will have FL tied standard mode of width expansion tied all devices. SS Not Cascaded - Tied Retransmit function is also available in standalone SS mode by strobing RT. Cascaded - Connected to WXO of previous device. Not Cascaded - Tied CY7C4425/4205/4215 CY7C4225/4235/4245 CY7C42X5-25 CY7C42X5- ...
Page 4
... GND OUT OE > + < V < Max., Com’ OUT Ind Max., Com’ OUT Ind 15 4 CY7C4425/4205/4215 CY7C4225/4235/4245 Function . Ambient Temperature + + 7C42X5-15 7C42X5-25 7C42X5-35 Min. Max. Min. Max. Min. Max. 2.4 2.4 2.4 0.4 0.4 0.4 2.2 V 2 3.0 0.8 3.0 ...
Page 5
... CC [8, 9] 3.0V R2 GND 680 < 42X5–4 1.91V 7C42X5-10 7C42X5-15 Min. Max. Min. Max. Min. 100 4.5 4.5 3 0 [11 [11 OHZ 5 CY7C4425/4205/4215 CY7C4225/4235/4245 Max. Unit ALL INPUT PULSES 90% 90% 10% 10% < 42X5–5 7C42X5-25 7C42X5-35 Max. Min. Max. Unit 66 ...
Page 6
... Min. Max. Min. Max. Min. [12] 12 /SMODE tied /SMODE tied [12] 12 /SMODE tied /SMODE tied 4 CLK t CLKL ENH t ENS t WFF . PAF(E) , then FF may not change state until the next WCLK edge. SKEW1 6 CY7C4425/4205/4215 CY7C4225/4235/4245 7C42X5-15 7C42X5-25 7C42X5-35 Max. Min. Max. Unit 6 OPERATION t WFF ...
Page 7
... After reset, the outputs will be LOW and three-state CLK t CLKH CLKL NO OPERATION t REF [14] t SKEW2 RSF t RSF t RSF , then EF may not change state until the next RCLK edge. SKEW2 7 CY7C4425/4205/4215 CY7C4225/4235/4245 t REF VALID DATA t OHZ t RSR [16] OE=1 OE=0 42X5–7 42X5–8 ...
Page 8
... The first word is available the cycle after EF goes HIGH, always [17] t FRL t REF OLZ ENS t t REF REF When t < minimum specification, t CLK SKEW2 SKEW2 8 CY7C4425/4205/4215 CY7C4225/4235/4245 [18 42X5– ENH [17] t FRL t t REF SKEW2 D0 42X5–10 (maximum) = either 2 FRL CLK SKEW2 CLK SKEW2 ...
Page 9
... WCLK WEN HALF FULL OR LESS HF RCLK REN SKEW1 DATA WRITE t WFF ENH A DATAREAD t CLKL t t ENS ENH ENS 9 CY7C4425/4205/4215 CY7C4225/4235/4245 NO WRITE [13] DATA WRITE t WFF t ENH t ENS t A NEXT DATA READ 42X5–11 HALF FULL+1 OR MORE HALF FULL OR LESS t HF 42X5–12 ...
Page 10
... If a read is performed on this rising edge of the read clock, there will be Empty + (n – 1) words in the FIFO when PAE goes LOW. t CLKL t t ENS ENH t PAE t ENS t CLKL t t ENS ENH t t ENS ENH Note 20 [21] t PAEsynch t ENS 10 CY7C4425/4205/4215 CY7C4225/4235/4245 n+1 WORDS n WORDS IN FIFO IN FIFO t PAE 42X5– WORDS Note INFIFO t PAEsynch ENS ENH 42X5–14 ...
Page 11
... CY7C4425, 256 – m words inCY7C4205, 512 – m word in CY7C4215. 1024 – m words in CY7C4225, 2048 – m words in CY7C4235, and 4096 – m words in CY7C4245. 26. 64 – words in CY7C4425, 256 – words in CY7C4205, 512 – words in CY7C4215, 1024 – CY7C4225, 2048 – CY74235, and 4096 – words in CY7C4245. ...
Page 12
... Write Expansion Out Timing t CLKH WCLK WXO t ENS WEN Note: 31. Write to Last Physical Location. t CLKL t ENH t DH PAE OFFSET PAF OFFSET t CLKL t ENH t A UNKNOWN PAE OFFSET Note CY7C4425/4205/4215 CY7C4225/4235/4245 PAE OFFSET D – 42X5–17 PAF OFFSET PAE OFFSET 42X5–18 42X5–19 ...
Page 13
... The flags may change state during Retransmit as a result of the offset of the read and write pointers, but flags will be valid at t 35. For the synchronous PAE and PAF flags (SMODE), an appropriate clock cycle is necessary after t Note XIS t PRT RTR 13 CY7C4425/4205/4215 CY7C4225/4235/4245 XIS t RTR . RTR to update these flags. 42X5–20 42X5–21 42X5–22 42X5–23 ...
Page 14
... FIFO have occurred since the last RS cycle. A HIGH pulse on RT resets the internal read pointer to the first physical location of the FIFO. WCLK and RCLK may be free running but must be disabled during and t 14 CY7C4425/4205/4215 CY7C4225/4235/4245 Selection Writing to offset registers: Empty Offset Full Offset No Operation ...
Page 15
... Notes: 37 Empty Offset (Default Values: CY7C4425 CY7C4205 n = 31, CY7C4215 n = 63, CY7C4225/7C4235/7C4245 n = 127). 38 Full Offset (Default Values: CY7C4425 CY7C4205 n = 31, CY7C4215 n = 63, CY7C4225/7C4235/7C4245 n = 127). Width Expansion Configuration The CY7C42X5 can be expanded in width to provide word widths greater than 18 in increments of 18. During width ex- ...
Page 16
... WXO RXO 7C4425 7C4205 7C4215 7C4225 7C4235 V CC 7C4235 FF EF PAE PAF WXI RXI READ CLOCK (RCLK) WXO RXO READ ENABLE (REN) 7C4425 7C4205 OUTPUT ENABLE (OE) 7C4215 7C4225 7C4235 7C4235 FF EF PAE PAF WXI RXI 16 CY7C4425/4205/4215 CY7C4225/4235/4245 DATAOUT (Q) EF PAE 42X5–23 ...
Page 17
... V =5.0V CC .75 0 AMBIENT TEMPERATURE OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE 120 140 120 100 T = =5. OUTPUT VOLTAGE (V) 17 CY7C4425/4205/4215 CY7C4225/4235/4245 NORMALIZED SUPPLY CURRENT vs. FREQUENCY 1.1 V =5. = 1.0 V =3.0V IN 0.9 0.8 0.7 0.6 125 FREQUENCY (MHz) TYPICAL t CHANGE vs. A OUTPUT LOADING =5. = ...
Page 18
... Thin Quad Flatpack J81 68-Lead Plastic Leaded Chip Carrier A65 64-Lead 14x14 Thin Quad Flatpack A64 64-Lead 10x10 Thin Quad Flatpack J81 68-Lead Plastic Leaded Chip Carrier 18 CY7C4425/4205/4215 CY7C4225/4235/4245 Operating Range Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial ...
Page 19
... Thin Quad Flatpack J81 68-Lead Plastic Leaded Chip Carrier A65 64-Lead 14x14 Thin Quad Flatpack A64 64-Lead 10x10 Thin Quad Flatpack J81 68-Lead Plastic Leaded Chip Carrier 19 CY7C4425/4205/4215 CY7C4225/4235/4245 Operating Range Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial ...
Page 20
... Thin Quad Flatpack J81 68-Lead Plastic Leaded Chip Carrier A65 64-Lead 14x14 Thin Quad Flatpack A64 64-Lead 10x10 Thin Quad Flatpack J81 68-Lead Plastic Leaded Chip Carrier 20 CY7C4425/4205/4215 CY7C4225/4235/4245 Operating Range Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial ...
Page 21
... Synchronous FIFO Speed (ns) Ordering Code 10 CY7C4225-10AC CY7C4225-10ASC CY7C4225-10JC CY7C4225-10AI CY7C4225-10ASI CY7C4225-10JI 15 CY7C4225-15AC CY7C4225-15ASC CY7C4225-15JC CY7C4225-15AI CY7C4225-15ASI CY7C4225-15JI 25 CY7C4225-25AC CY7C4225-25ASC CY7C4225-25JC CY7C4225-25AI CY7C4225-25ASI CY7C4225-25JI 35 CY7C4225-35AC CY7C4225-35ASC CY7C4225-35JC CY7C4225-35AI CY7C4225-35ASI CY7C4225-35JI Package Package Name Type A65 64-Lead 14x14 Thin Quad Flatpack A64 64-Lead 10x10 Thin Quad Flatpack ...
Page 22
... Thin Quad Flatpack J81 68-Lead Plastic Leaded Chip Carrier A65 64-Lead 14x14 Thin Quad Flatpack A64 64-Lead 10x10 Thin Quad Flatpack J81 68-Lead Plastic Leaded Chip Carrier 22 CY7C4425/4205/4215 CY7C4225/4235/4245 Operating Range Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial ...
Page 23
... Thin Quad Flatpack J81 68-Lead Plastic Leaded Chip Carrier A65 64-Lead 14x14 Thin Quad Flatpack A64 64-Lead 10x10 Thin Quad Flatpack J81 68-Lead Plastic Leaded Chip Carrier 23 CY7C4425/4205/4215 CY7C4225/4235/4245 Operating Range Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial ...
Page 24
... Package Diagrams 64-Lead Thin Plastic Quad Flat Pack A65 64-Pin Thin Quad Flat Pack A64 24 CY7C4425/4205/4215 CY7C4225/4235/4245 ...
Page 25
... The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. CY7C4425/4205/4215 CY7C4225/4235/4245 ...