TS87C58X2 Temic Semiconductors, TS87C58X2 Datasheet - Page 31
![no-image](/images/manufacturer_photos/0/6/658/temic_semiconductors_sml.jpg)
TS87C58X2
Manufacturer Part Number
TS87C58X2
Description
8-bit CMOS Microcontroller 0-60 MHz
Manufacturer
Temic Semiconductors
Datasheet
1.TS87C58X2.pdf
(58 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
TS87C58X2-LCA
Manufacturer:
ATMEL
Quantity:
17
Company:
Part Number:
TS87C58X2-LIA
Manufacturer:
ATMEL
Quantity:
1 189
Part Number:
TS87C58X2-LIA
Manufacturer:
TEMIC
Quantity:
20 000
Company:
Part Number:
TS87C58X2-MCA
Manufacturer:
ST
Quantity:
36 000
Part Number:
TS87C58X2-MCA
Manufacturer:
TEMIC
Quantity:
20 000
Company:
Part Number:
TS87C58X2-MCE
Manufacturer:
TEMIC
Quantity:
6 867
WDTPRG Address (0A7h)
Reset value XXXX X000
6.8.2 WDT during Power Down and Idle
In Power Down mode the oscillator stops, which means the WDT also stops. While in Power Down mode the
user does not need to service the WDT. There are 2 methods of exiting Power Down mode: by a hardware reset
or via a level activated external interrupt which is enabled prior to entering Power Down mode. When Power
Down is exited with hardware reset, servicing the WDT should occur as it normally should whenever the TS80C54/
58X2 is reset. Exiting Power Down with an interrupt is significantly different. The interrupt is held low long
enough for the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To prevent the
WDT from resetting the device while the interrupt pin is held low, the WDT is not started until the interrupt is
pulled high. It is suggested that the WDT be reset during the interrupt service routine.
To ensure that the WDT does not overflow within a few states of exiting of powerdown, it is best to reset the
WDT just before entering powerdown.
In the Idle mode, the oscillator continues to run. To prevent the WDT from resetting the TS80C54/58X2 while in
Idle mode, the user should always set up a timer that will periodically exit Idle, service the WDT, and re-enter
Idle mode.
Rev. B - Aug. 31, 1999
Number
Bit
T4
7
6
5
4
3
2
1
0
7
Mnemonic
Bit
T4
T3
T2
T1
T0
S2
S1
S0
T3
6
Reserved
WDT Time-out select bit 2
WDT Time-out select bit 1
WDT Time-out select bit 0
Do not try to set or clear this bit.
S2
0
0
0
0
1
1
1
1
T2
5
S1
0
0
1
1
0
0
1
1
Table 16. WDTPRG Register
S0
0
1
0
1
0
1
0
1
T1
4
Selected Time-out
(2
(2
(2
(2
(2
(2
(2
(2
14
15
16
17
18
19
20
21
- 1) machine cycles, 16.3 ms @ 12 MHz
- 1) machine cycles, 32.7 ms @ 12 MHz
- 1) machine cycles, 65.5 ms @ 12 MHz
- 1) machine cycles, 131 ms @ 12 MHz
- 1) machine cycles, 262 ms @ 12 MHz
- 1) machine cycles, 542 ms @ 12 MHz
- 1) machine cycles, 1.05 s @ 12 MHz
- 1) machine cycles, 2.09 s @ 12 MHz
T0
3
Description
S2
2
TS80C54X2/C58X2
TS87C54X2/C58X2
S1
1
S0
0
31