LT1027 Linear Technology, LT1027 Datasheet - Page 5

• Manufacturer Part Number: LT1027
• Description: Precision 5V Reference
• Manufacturer: Linear Technology

Effect of Reference Drift on System Accuracy
A large portion of the temperature drift error budget in
many systems is the system reference voltage. Figure 1
indicates the maximum temperature coefficient allowable
if the reference is to contribute no more than 0.5LSB error
to the overall system performance. The example shown is
a 12-bit system designed to operate over a temperature
range from 25 C to 65 C. Assuming the system calibra-
tion is performed at 25 C, the temperature span is 40 C.
It can be seen from the graph that the temperature coeffi-
cient of the reference must be no worse than 3ppm/ C if
it is to contribute less than 0.5LSB error. For this reason,
the LT1027 has been optimized for low drift.
A
Trimming Output Voltage
The LT1027 has an adjustment pin for trimming output
voltage. The impedance of the V
an open-circuit voltage of 2.5V. A 30mV guaranteed trim
range is achievable by tying the V
10k potentiometer connecting between the output and
ground. Trimming output voltage does not affect the TC of
the device.
Noise Reduction
The positive input of the internal scaling amplifier is
brought out as the Noise Reduction (NR) pin. Connecting
a 1 F Mylar capacitor between this pin and ground will
reduce the wideband noise of the LT1027 from 2.0 V
PPLICATI
Figure 1. Maximum Allowable Reference Drift
100
1.0
10
0
10
O
14-BIT
20
TEMPERATURE SPAN ( C)
U
30
S
12-BIT
40
I FOR ATIO
U
10-BIT
50
60
8-BIT
ADJ
70
ADJ
pin is about 20k with
80
W
pin to the wiper of a
90
1027 AI01
100
U
RMS
to approximately 1.2 V
Transient response is not affected by this capacitor. Start-
up settling time will increase to several milliseconds due
to the 7k
capacitor must be a low leakage type. Electrolytics are not
suitable for this application. Just 100nA leakage current
will result in a 150ppm error in output voltage. This pin is
the most sensitive pin on the device. For maximum protec-
tion a guard ring is recommended. The ring should be
driven from a resistive divider from V
open-circuit voltage on the NR pin).
Transient Response
The LT1027 has been optimized for transient response.
Settling time is under 2 s when an AC-coupled 10mA load
transient is applied to the output. The LT1027 achieves
fast settling by using a class B NPN/PNP output stage.
When sinking current, the device may oscillate with ca-
pacitive loads greater than 100pF. The LT1027 is stable
with all capacitive loads when at no DC load or when
sourcing current, although for best settling time either no
output bypass capactor or a 4.7 F tantalum unit is recom-
mended. An 0.1 F ceramic output capacitor will maximize
output ringing and is not recommended.
Kelvin Connections
Although the LT1027 does not have true force-sense
capability, proper hook-up can improve line loss and
ground loop problems significantly. Since the ground pin
of the LT1027 carries only 2mA, it can be used as a low-
side sense line, greatly reducing ground loop problems on
the low side of the reference. The V
to the load or connected via a heavy trace as the resistance
of this trace directly affects load regulation. It is important
to remember that a 1.22mV drop due to trace resistance is
equivalent to a 1LSB error in a 5V
The circuits in Figures 2 and 3 illustrate proper hook-up to
minimize errors due to ground loops and line losses.
Losses in the output lead can be further reduced by adding
a PNP boost transistor if load current is 5mA or higher. R2
can be added to further reduce current in the output sense
load.
impedance looking into the NR pin. The
RMS
in a 10Hz to 1kHz bandwidth.
OUT
FS
, 12-bit system.
OUT
pin should be close
set to 4.4V (the
LT1027
5