LTC1484 Linear Technology, LTC1484 Datasheet - Page 11

• Manufacturer Part Number: LTC1484
• Description: Low Power RS485 Transceiver with Receiver Fail-Safe
• Manufacturer: Linear Technology

SWITCHI G TI E WAVEFOR S
APPLICATIONS
Low Power Operation
The LTC1484 has a quiescent current of 900 A max when
the driver is enabled. With the driver in three-state, the
supply current drops to 700 A max. The difference in
these supply currents is due to the additional current
drawn by the internal 22k receiver input resistors when the
driver is enabled. Under normal operating conditions, the
additional current is overshadowed by the 50mA current
drawn by the external termination resistor.
Receiver Open-Circuit Fail-Safe
Some encoding schemes require that the output of the
receiver maintain a known state (usually a logic 1) when
data transmission ends and all drivers on the line are
forced into three-state. Earlier RS485 receivers with a
weak pull-up at the A input will give a high output only
when the inputs are floated. When terminated or shorted
together, the weak pull-up is easily defeated causing the
receiver output to go low. External components are needed
if a high receiver output is mandatory. The receiver of the
LTC1484 has a fail-safe feature which guarantees the
output to be in a logic 1 when the receiver inputs are left
open or shorted together, regardless of whether the termi-
nation resistor is present or not.
V(A) – V(B)
RO
DE
U
3V
0V
NOTE: DI = 0, RE = 0, A AND B ARE THREE-STATED WHEN DE = 0
U
W
INFORMATION
U
1.5V
t
DZR
W
Figure 10. Driver Enable to Receiver Valid Timing
1.5V
W
U
f = 1MHz, t
OUTPUT NORMALLY HIGH
OUTPUT NORMALLY LOW
r
In encoding schemes where the required known state is a
low, external components are needed for the LTC1484 and
other RS485 parts.
Fail-safe is achieved by making the receiver trip points fall
within the V
listed receiver input conditions exist, the receiver inputs
are effectively at 0V and the receiver output goes high.
The receiver fail-safe mechanism is designed to reject fast
common mode steps (– 7V to 12V in 10ns) switching at
100kHz typ. This is achieved through an internal carrier
detect circuit similar to the LTC1482. This circuit has built-
in delays to prevent glitches while the input swings be-
tween V
the receiver inputs are three-stated, the internal carrier
detect signal goes low to indicate that no differential signal
is present. When any driver is taken out of three-state, the
carrier detect signal takes 1.6 s typ (see t
enabled driver. During this interval, the transceiver output
(RO) is forced to the fail-safe high state. After 1.6 s, the
receiver will respond normally to changes in driver output.
If the part is taken out of shutdown mode with the receiver
inputs floating, the receiver output takes about 10 s to
leave three-state (see t
actively driven to a high state, the outputs go high after
about 5.5 s.
10ns, t
f
10ns
TH(MAX)
TH(MIN)
levels. When all the drivers connected to
to V
ZL(SHDN)
TH(MAX)
). If the receiver inputs are
range. When any of the
DZR
LTC1484
) to detect the
1484 F10
11