RM5231A-350-H PMC-Sierra Inc, RM5231A-350-H Datasheet - Page 36

no-image

RM5231A-350-H

Manufacturer Part Number
RM5231A-350-H
Description
RM5231A Microprocessor with 32-Bit System Bus Data Sheet Preliminary
Manufacturer
PMC-Sierra Inc
Datasheet
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer’s Internal Use
Document ID: PMC-2002174, Issue 2
9.3
9.4
Parameter
Data Output
Data Setup
Data Hold
Notes
1.
2.
3.
4.
5.
6.
Timings are measured from 0.425 x VccIO of clock to 0.425 x VccIO of signal for 3.3V I/O. Timings are
measured from 0.48 x VccIO of clock to 0.48 x VccIO of signal for 2.5V I/O.
Capacitive load for all maximum output timings is 50 pF. Minimum output timings are for theoretical no load
condition-untested.
Data Output timing applies to all signal pins whether tristate I/O or output only.
Setup and Hold parameters apply to all signal pins whether tristate I/O or input only.
Only mode 14:13 = 10 is tested and guaranteed.
Data shown is for 3.3 V I/O. For 2.5 V I/O derate all times by .5 nS.
Parameter
Mode Data Setup
Mode Data Hold
System Interface Parameters
Boot-Time Interface Parameters
4
4
1
2,3
Symbol
t
t
DS
DH
Symbol Conditions
t
t
t
DO
DS
DH
6
mode14..13 = 10
mode14..13 = 01
t
t
rise
fall
= see above table
= see above table
Min
4
0
RM5231A™ Microprocessor with 32-Bit System Bus Data Sheet
5,6
5,6
1
(fastest)
(slowest)
CPU Speed
250 MHz to 350 MHz
Min
1.0
1.0
2.5
1.0
Max
Max
5.0
6.0
Units
SysClock cycles
SysClock cycles
Units
ns
ns
ns
ns
Preliminary
35

Related parts for RM5231A-350-H