cy28416 Cypress Semiconductor Corporation., cy28416 Datasheet - Page 5

• Manufacturer Part Number: cy28416
• Description: Next Generation Ftg For Intel Architecture
• Manufacturer: Cypress Semiconductor Corporation.

Document #: 38-07657 Rev. *C
Byte 1: Control Register 1
Byte 2: Control Register 2
Byte 3: Control Register 3
Bit
Bit
Bit
5
4
3
2
1
0
7
6
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
@Pup
@Pup
@Pup
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
48 MHz0, 48 MHz1
Spread Selection
SRC2_SATA
RESERVED
RESERVED
RESERVED
DOT_96T/C
RESERVED
RESERVED
CPU[T/C]1
CPU[T/C]0
SRC[T/C]4
SRC[T/C]3
SRC[T/C]1
SRC[T/C]0
CPUT/C
SRCT/C
Name
PCIF1
PCIF0
Name
REF0
REF1
Name
PCIF
PCI3
PCI2
PCI1
PCI0
PCI
0=Center Spread, 1= Down Spread (Default)
DOT_96 MHz Output Enable
0 = Disable (Hi-Z), 1 = Enabled
48-MHz Output Enable
0 = Disabled, 1 = Enabled
REF Output Enable
0 = Disabled, 1 = Enabled
REF Output Enable
0 = Disabled, 1 = Enabled
CPU[T/C]1 Output Enable
0 = Disable (Hi-Z), 1 = Enabled
CPU[T/C]0 Output Enable
0 = Disable (Hi-Z), 1 = Enabled
Spread Spectrum Enable
0 = Spread off, 1 = Spread on
Allow control of SRC[T/C]4 with assertion of SW PCI_STP#
0 = Free running, 1 = Stopped with PCI_STP#
RESERVED, Set = 0
RESERVED, Set = 0
Allow control of SRC[T/C]3 with assertion of SW PCI_STP#
0 = Free running, 1 = Stopped with PCI_STP#
Allow control of SRC2_SATA with assertion of SW PCI_STP#
0 = Free running, 1 = Stopped with PCI_STP#
Allow control of SRC[T/C]1 with assertion of SW PCI_STP#
0 = Free running, 1 = Stopped with PCI_STP#
Allow control of SRC[T/C]1 with assertion of SW PCI_STP#
0 = Free running, 1 = Stopped with PCI_STP#
RESERVED, Set = 0
PCI3 Output Enable
0 = Disabled, 1 = Enabled
PCI2 Output Enable
0 = Disabled, 1 = Enabled
RESERVED, Set = 1
RESERVED, Set = 1
PCI1 Output Enable
0 = Disabled, 1 = Enabled
PCI0 Output Enable
0 = Disabled, 1 = Enabled
PCIF2 Output Enable
0 = Disabled, 1 = Enabled
PCIF1 Output Enable
0 = Disabled, 1 = Enabled
Description
Description
Description
CY28416
Page 5 of 15
[+] Feedback