cy28325-3 Cypress Semiconductor Corporation., cy28325-3 Datasheet - Page 11

no-image

cy28325-3

Manufacturer Part Number
cy28325-3
Description
Ftg For Via Pentium 4 Chipsets
Manufacturer
Cypress Semiconductor Corporation.
Datasheet
Document #: 38-07590 Rev. *.*
Data Byte 12
Data Byte 13
Data Byte 14
Data Byte 15
Bit
Bit
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
Bit
Bit
7
6
5
4
3
2
1
0
7
6
5
4
3
Pin#
Pin#
Pin#
Pin#
10
11
1
7
8
ROCV_FREQ_SEL
ROCV_FREQ_M6
ROCV_FREQ_M5
ROCV_FREQ_M4
ROCV_FREQ_M3
ROCV_FREQ_M2
ROCV_FREQ_M1
ROCV_FREQ_M0
CPU_FSEL_N7
CPU_FSEL_N6
CPU_FSEL_N5
CPU_FSEL_N4
CPU_FSEL_N3
CPU_FSEL_N2
CPU_FSEL_N1
CPU_FSEL_N0
Pro_Freq_EN
CPU_FSEL_M6
CPU_FSEL_M5
CPU_FSEL_M4
CPU_FSEL_M3
CPU_FSEL_M2
CPU_FSEL_M1
CPU_FSEL_M0
Latched FS4 input
Latched FS3 input
Latched FS2 input
Latched FS1 input
Latched FS0 input
Name
Name
Name
Name
If Prog_Freq_EN is set, the values programmed in CPU_FSEL_N[7:0] and
CPU_FSEL_M[6:0] will be used to determine the CPU output frequency. The
new frequency will start to load whenever CPU_FSELM[6:0] is updated.
The setting of the FS_Override bit determines the frequency ratio for CPU and
other output clocks. When it is cleared, the same frequency ratio stated in the
Latched FS[4:0] register will be used. When it is set, the frequency ratio stated
in the SEL[4:0] register will be used.
ROCV_FREQ_SEL determines the source of the recover frequency when a
Watchdog tImer time-out occurs. The clock generator will automatically
switch to the recovery CPU frequency based on the selection on
ROCV_FREQ_SEL.
0 = From latched FS[4:0]
1 = From the settings of ROCV_FREQ_N[7:0] & ROCV_FREQ_M[6:0]
If ROCV_FREQ_SEL is set, the values programmed in
ROCV_FREQ_N[7:0] and ROCV_FREQ_M[6:0] will be use to determine the
recovery CPU output frequency when a Watchdog Timer time-out occurs.
The setting of the FS_Override bit determines the frequency ratio for CPU
and other output clocks. When FS_Override bit is cleared, the same frequen-
cy ratio stated in the Latched FS[4:0] register will be used. When it is set, the
frequency ratio stated in the SEL[4:0] register will be used.
Programmable output frequencies enabled
0 = Disabled
1 = Enabled
If Prog_Freq_EN is set, the values programmed in
CPU_FSEL_N[7:0] and CPU_FSEL_M[6:0] will be used to
determine the CPU output frequency. The new frequency
will start to load whenever CPU_FSELM[6:0] is updated.
The setting of FS_Override bit determines the frequency
ratio for CPU and other output clocks. When it is cleared,
the same frequency ratio stated in the Latched FS[4:0] reg-
ister will be used. When it is set, the frequency ratio stated
in the SEL[4:0] register will be used.
Latched FS[4:0] inputs. These bits are Read-only.
Pin Description
Pin Description
Pin Description
Pin Description
CY28325-3
Page 11 of 19
Power-on
Power-on
Power-on
Power-on
Default
Default
Default
Default
X
X
X
X
X
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
[+] Feedback

Related parts for cy28325-3