74F175SJX Fairchild Semiconductor, 74F175SJX Datasheet
74F175SJX
Specifications of 74F175SJX
Related parts for 74F175SJX
74F175SJX Summary of contents
Page 1
... Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Logic Symbols IEEE/IEC © 1999 Fairchild Semiconductor Corporation Features Edge-triggered D-type inputs Buffered positive edge-triggered clock ...
Page 2
Unit Loading/Fan Out Pin Names D –D Data Inputs Clock Pulse Input (Active Rising Edge) MR Master Reset Input (Active LOW) Q –Q True Outputs –Q Complement Outputs 0 3 Functional Description The 74F175 ...
Page 3
Absolute Maximum Ratings Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias V Pin Potential to Ground Pin CC Input Voltage (Note 2) Input Current (Note 5.0 mA Voltage Applied to Output in HIGH State ...
Page 4
AC Electrical Characteristics Symbol Parameter f Maximum Clock Frequency MAX t Propagation Delay PLH PHL Propagation Delay PHL Propagation Delay PLH ...
Page 5
Physical Dimensions inches (millimeters) unless otherwise noted 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M16A Package Number M16D 5 www.fairchildsemi.com ...
Page 6
Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right ...