ds26519 Maxim Integrated Products, Inc., ds26519 Datasheet - Page 131

• Manufacturer Part Number: ds26519
• Description: Ds26519 16-port T1/e1/j1 Transceiver
• Manufacturer: Maxim Integrated Products, Inc.

Register Name
Register Description:
Register Address:
Channels:
Bit #
Name
Default
Bits 7 to 5: General-Purpose I/O Pins Select (GPSEL[3:1]). GPSEL0 must be set to 1 to output this selection.
Table 10-12. DS26519 GPIO Control (1 to 8)
Bit 3: GPIO Select 0 (GPSEL0)
Bit 2: Ganged IBO Enable (GIBO). This bit is used to select either the internal mux for IBO operation or an
external “wire-OR” operation. Normally this bit should be set = 0 and the internal mux used.
Note: Setting GIBO disables the internal IBO mux.
configuration.
Bit 1: Global Counter Latch Enable (GCLE). A low-to-high transition on this bit will, when enabled, latch the
framer performance monitor counters. Each framer can be independently enabled to accept this input. This bit must
be cleared and set again to perform another counter latch.
Bit 0: Global Interrupt Pin Inhibit (GIPI)
GPSEL[3:1]
000
001
010
011
100
101
110
111
0 = GPIO[8:1] are inputs.
1 = GPIO[8:1] are outputs selected by GPSEL[3:1].
0 = Use internal IBO mux.
1 = Externally “wire-OR” TSERn and RSERn for IBO operation.
0 = Normal Operation. Interrupt pin ( INTB ) will toggle low on an unmasked interrupt condition.
1 = Interrupt Inhibit. Interrupt pin ( INTB ) is forced high (inactive) when this bit is set.
GPSEL3
7
0
GTCR1
Global Transceiver Control Register 1
00F0h
1 to 8
Logic 0—All 8 GPIOs
Logic 1—All 8 GPIOs
GPSEL2
GPIO[8:1] OUTPUT
6
0
Reserved
RSIGFn
RLOFn
LOTCn
FLOSn
ALOSn
GPSEL1
5
0
131 of 310
GPSEL0
4
0
GFCR1
must be set to inform the framers of the IBO
—
3
0
DS26519 16-Port T1/E1/J1 Transceiver
GIBO
0
2
GCLE
1
0
GIPI
0
0